From WikiChip
FastMATH 3 GHz - Intrinsity
< intrinsity‎ | fastmath

Edit Values
FastMATH 3 GHz
General Info
DesignerIntrinsity
ManufacturerTSMC
Model NumberFastMATH-3
MarketEmbedded
Introduction2003 (announced)
General Specs
FamilyFastMATH
Frequency3,000 MHz
Bus typeRapidIO
Bus speed500 MHz
Bus rate4 GT/s
Microarchitecture
MicroarchitectureFashMATH
Process130 nm
TechnologyDynamic CMOS
Word Size32 bit
Cores1
Threads1
Max Memory1 GiB
Electrical
Vcore1.25 V

The FastMATH 3 GHz was a microprocessor developed by Intrinsity operating at 3 GHz. The processor incorporates a high-performance MIPS CPU along with a powerful matrix and vector math unit.

Cache[edit]

Main article: FastMATH § Cache
Cache Info [Edit Values]
L1I$ 16 KiB
0.0156 MiB
16,384 B
1.525879e-5 GiB
1x16 KiB 256 blocks × 16 words/block
L1D$ 16 KiB
0.0156 MiB
16,384 B
1.525879e-5 GiB
1x16 KiB 256 blocks × 16 words/block write-through or write-back mode
L2$ 1 MiB
1,024 KiB
1,048,576 B
9.765625e-4 GiB
1x1 MiB 4-way set associative (configurable as SRAM in 256 KiB increments)

Graphics[edit]

This SoC has no integrated graphics processing unit.

Memory controller[edit]

Integrated Memory Controller
Type DDR-400
Controllers 1
Channels 2
Max memory 1 GB

Matrix and Vector Unit[edit]

  • SIMD architecture
  • Operates on 4x4 array of 32-bit elements
  • Fixed-point matrix, vector, and scalar data types

Features[edit]

  • JTAG interface
  • 8-bit or 32-bit wide bus operates up to 66 MHz


base frequency3,000 MHz (3 GHz, 3,000,000 kHz) +
bus rate4,000 MT/s (4 GT/s, 4,000,000 kT/s) +
bus speed500 MHz (0.5 GHz, 500,000 kHz) +
bus typeRapidIO +
core count1 +
core voltage1.25 V (12.5 dV, 125 cV, 1,250 mV) +
designerIntrinsity +
familyFastMATH +
first announced2003 +
full page nameintrinsity/fastmath/fastmath-3 +
has featureJTAG +
instance ofmicroprocessor +
l1d$ description256 blocks × 16 words/block +
l1d$ size0.0156 MiB (16 KiB, 16,384 B, 1.525879e-5 GiB) +
l1i$ description256 blocks × 16 words/block +
l1i$ size0.0156 MiB (16 KiB, 16,384 B, 1.525879e-5 GiB) +
l2$ description4-way set associative +
l2$ size1 MiB (1,024 KiB, 1,048,576 B, 9.765625e-4 GiB) +
ldate2003 +
manufacturerTSMC +
market segmentEmbedded +
max memory1,024 MiB (1,048,576 KiB, 1,073,741,824 B, 1 GiB, 9.765625e-4 TiB) +
microarchitectureFashMATH +
model numberFastMATH-3 +
nameFastMATH 3 GHz +
process130 nm (0.13 μm, 1.3e-4 mm) +
technologyDynamic CMOS +
thread count1 +
word size32 bit (4 octets, 8 nibbles) +