From WikiChip
Information for "intel/xeon d/d-2187nt"
Basic information
| Display title | Xeon D-2187NT - Intel |
| Default sort key | Xeon D-2187NT, Intel |
| Page length (in bytes) | 4,831 |
| Page ID | 28173 |
| Page content language | English (en) |
| Page content model | wikitext |
| Indexing by robots | Allowed |
| Number of redirects to this page | 8 |
| Counted as a content page | Yes |
| Number of subpages of this page | 0 (0 redirects; 0 non-redirects) |
Page protection
| Edit | Allow all users (infinite) |
| Move | Allow all users (infinite) |
Edit history
| Page creator | David (talk | contribs) |
| Date of page creation | 13:16, 7 February 2018 |
| Latest editor | At32Hz (talk | contribs) |
| Date of latest edit | 23:08, 7 February 2018 |
| Total number of edits | 17 |
| Total number of distinct authors | 2 |
| Recent number of edits (within past 90 days) | 0 |
| Recent number of distinct authors | 0 |
Page properties
| Transcluded templates (24) | Templates used on this page:
|
Facts about "Xeon D-2187NT - Intel"
| Has subobject "Has subobject" is a predefined property representing a container construct and is provided by Semantic MediaWiki. | Xeon D-2187NT - Intel#package + and Xeon D-2187NT - Intel#pcie + |
| base frequency | 2,000 MHz (2 GHz, 2,000,000 kHz) + |
| bus links | 4 + |
| bus rate | 8,000 MT/s (8 GT/s, 8,000,000 kT/s) + |
| bus type | DMI 3.0 + |
| clock multiplier | 20 + |
| core count | 16 + |
| core name | Skylake DE + |
| core stepping | M1 + |
| designer | Intel + |
| die count | 2 + |
| family | Xeon D + |
| first announced | February 7, 2018 + |
| first launched | February 7, 2018 + |
| full page name | intel/xeon d/d-2187nt + |
| has advanced vector extensions | true + |
| has advanced vector extensions 2 | true + |
| has advanced vector extensions 512 | true + |
| has ecc memory support | true + |
| has extended page tables support | true + |
| has feature | Advanced Vector Extensions +, Advanced Vector Extensions 2 +, Advanced Encryption Standard Instruction Set Extension +, Hyper-Threading Technology +, Turbo Boost Technology 2.0 +, Enhanced SpeedStep Technology +, Speed Shift Technology +, Trusted Execution Technology +, Intel vPro Technology +, Intel VT-x +, Intel VT-d +, Transactional Synchronization Extensions +, Secure Key Technology +, OS Guard +, Identity Protection Technology +, Integrated QuickAssist Technology +, Extended Page Tables +, Memory Protection Extensions + and Advanced Vector Extensions 512 + |
| has integrated intel quickassist technology | true + |
| has intel enhanced speedstep technology | true + |
| has intel identity protection technology support | true + |
| has intel secure key technology | true + |
| has intel speed shift technology | true + |
| has intel supervisor mode execution protection | true + |
| has intel trusted execution technology | true + |
| has intel turbo boost technology 2 0 | true + |
| has intel vpro technology | true + |
| has intel vt-d technology | true + |
| has intel vt-x technology | true + |
| has locked clock multiplier | true + |
| has second level address translation support | true + |
| has simultaneous multithreading | true + |
| has transactional synchronization extensions | true + |
| has x86 advanced encryption standard instruction set extension | true + |
| instance of | microprocessor + |
| is multi-chip package | true + |
| isa | x86-64 + |
| isa family | x86 + |
| l1$ size | 1,024 KiB (1,048,576 B, 1 MiB) + |
| l1d$ description | 8-way set associative + |
| l1d$ size | 512 KiB (524,288 B, 0.5 MiB) + |
| l1i$ description | 8-way set associative + |
| l1i$ size | 512 KiB (524,288 B, 0.5 MiB) + |
| l2$ description | 16-way set associative + |
| l2$ size | 16 MiB (16,384 KiB, 16,777,216 B, 0.0156 GiB) + |
| l3$ description | 11-way set associative + |
| l3$ size | 22 MiB (22,528 KiB, 23,068,672 B, 0.0215 GiB) + |
| ldate | February 7, 2018 + |
| main image | |
| manufacturer | Intel + |
| market segment | Server + and Embedded + |
| max case temperature | 363.15 K (90 °C, 194 °F, 653.67 °R) + |
| max cpu count | 1 + |
| max hsio lanes | 20 + |
| max memory | 524,288 MiB (536,870,912 KiB, 549,755,813,888 B, 512 GiB, 0.5 TiB) + |
| max memory bandwidth | 79.47 GiB/s (81,377.28 MiB/s, 85.33 GB/s, 85,330.263 MB/s, 0.0776 TiB/s, 0.0853 TB/s) + |
| max memory channels | 4 + |
| microarchitecture | Skylake (server) + |
| min case temperature | 273.15 K (0 °C, 32 °F, 491.67 °R) + |
| model number | D-2187NT + |
| name | Xeon D-2187NT + |
| number of avx-512 execution units | 1 + |
| package | FCBGA-2518 + |
| part number | FH8067303534005 + |
| part of | Integrated QuickAssist Technology SKUs + |
| process | 14 nm (0.014 μm, 1.4e-5 mm) + |
| release price | $ 1,989.00 (€ 1,790.10, £ 1,611.09, ¥ 205,523.37) + |
| s-spec | SR3ZM + |
| series | D-2000 + |
| smp max ways | 1 + |
| supported memory type | DDR4-2666 + |
| tdp | 110 W (110,000 mW, 0.148 hp, 0.11 kW) + |
| technology | CMOS + |
| thread count | 32 + |
| turbo frequency (1 core) | 3,000 MHz (3 GHz, 3,000,000 kHz) + |
| word size | 64 bit (8 octets, 16 nibbles) + |
| x86/has memory protection extensions | true + |