From WikiChip
Information for "intel/microarchitectures/ice lake (client)"
Basic information
| Display title | Ice Lake (client) - Microarchitectures - Intel |
| Default sort key | Ice Lake (client), Intel |
| Page length (in bytes) | 24,061 |
| Page ID | 6825 |
| Page content language | English (en) |
| Page content model | wikitext |
| Indexing by robots | Allowed |
| Number of redirects to this page | 6 |
| Counted as a content page | Yes |
| Number of subpages of this page | 0 (0 redirects; 0 non-redirects) |
Page protection
| Edit | Allow all users (infinite) |
| Move | Allow all users (infinite) |
Edit history
| Page creator | At32Hz (talk | contribs) |
| Date of page creation | 00:32, 15 April 2016 |
| Latest editor | 95.24.51.174 (talk) |
| Date of latest edit | 21:09, 13 May 2025 |
| Total number of edits | 137 |
| Total number of distinct authors | 20 |
| Recent number of edits (within past 90 days) | 0 |
| Recent number of distinct authors | 0 |
Page properties
| Transcluded templates (24) | Templates used on this page:
|
Facts about "Ice Lake (client) - Microarchitectures - Intel"
| codename | Ice Lake (client) + |
| core count | 2 + and 4 + |
| designer | Intel + |
| first launched | May 27, 2019 + |
| full page name | intel/microarchitectures/ice lake (client) + |
| instance of | microarchitecture + |
| instruction set architecture | x86-64 + |
| manufacturer | Intel + |
| microarchitecture type | CPU + |
| name | Ice Lake (client) + |
| pipeline stages (max) | 19 + |
| pipeline stages (min) | 14 + |
| process | 10 nm (0.01 μm, 1.0e-5 mm) + |