From WikiChip

Information for "intel/microarchitectures/cascade lake"

Basic information

Display title	Cascade Lake - Microarchitectures - Intel
Default sort key	Cascade Lake, Intel
Page length (in bytes)	32,672
Page ID	27157
Page content language	English (en)
Page content model	wikitext
Indexing by robots	Allowed
Number of redirects to this page	4
Counted as a content page	Yes
Number of subpages of this page	0 (0 redirects; 0 non-redirects)

Page protection

Edit	Allow all users (infinite)
Move	Allow all users (infinite)

Edit history

Page creator	David (talk | contribs)
Date of page creation	08:07, 5 December 2017
Latest editor	78.177.142.107 (talk)
Date of latest edit	11:12, 24 September 2024
Total number of edits	113
Total number of distinct authors	20
Recent number of edits (within past 90 days)	3
Recent number of distinct authors	1

Page properties

Transcluded templates (23)

Templates used on this page: Template:\\ (edit) Template:clear (edit) Template:comp table count (edit) Template:comp table end (edit) Template:comp table header 1 (edit) Template:comp table start (edit) Template:cve (edit) Template:expand list (edit) Template:intel (view source) (protected) Template:intel title (view source) (protected) Template:istrue (view source) (protected) Template:link-cve (edit) Template:link-intel (view source) (protected) Template:link-x86 (view source) (protected) Template:main (view source) (protected) Template:microarchitecture (edit) Template:proc table 3 (view source) (protected) Template:see also (edit) Template:tchk (edit) Template:url parse anchor (view source) (protected) Template:url parse article (view source) (protected) Template:x86 (view source) (protected) Module:microarchitecture (view source)