From WikiChip
Information for "annapurna labs/graviton/graviton4"

Basic information

Display titleAWS Graviton4 - Annapurna Labs (Amazon)
Default sort keyAWS Graviton4, Annapurna Labs
Page length (in bytes)4,707
Page ID37047
Page content languageEnglish (en)
Page content modelwikitext
Indexing by robotsAllowed
Number of redirects to this page8
Counted as a content pageYes
Number of subpages of this page0 (0 redirects; 0 non-redirects)

Page protection

EditAllow all users (infinite)
MoveAllow all users (infinite)

Edit history

Page creatorDavid (talk | contribs)
Date of page creation14:04, 10 December 2023
Latest editor208.98.210.68 (talk)
Date of latest edit19:25, 25 August 2025
Total number of edits14
Total number of distinct authors4
Recent number of edits (within past 90 days)1
Recent number of distinct authors1

Page properties

Transcluded templates (15)

Templates used on this page:

Has subobject
"Has subobject" is a predefined property representing a container construct and is provided by Semantic MediaWiki.
AWS Graviton4 - Annapurna Labs (Amazon)#io +
base frequency2,800 MHz (2.8 GHz, 2,800,000 kHz) +
core count96 +
core nameNeoverse V2 +
designerAnnapurna Labs +
die count7 +
familyGraviton +
first announcedNovember 28, 2023 +
first launchedNovember 28, 2023 +
full page nameannapurna labs/graviton/graviton4 +
has ecc memory supporttrue +
instance ofmicroprocessor +
is multi-chip packagetrue +
isaARMv9.0-A +
isa familyARM +
l1$ size12,288 KiB (12,582,912 B, 12 MiB) +
l1d$ size6,144 KiB (6,291,456 B, 6 MiB) +
l1i$ size6,144 KiB (6,291,456 B, 6 MiB) +
l2$ size192 MiB (196,608 KiB, 201,326,592 B, 0.188 GiB) +
ldateNovember 28, 2023 +
main imageFile:graviton4.png +
main image captionGraviton4 Package Front +
manufacturerTSMC +
market segmentServer +
max cpu count2 +
max memory bandwidth500.679 GiB/s (512,695.312 MiB/s, 537.6 GB/s, 537,600 MB/s, 0.489 TiB/s, 0.538 TB/s) +
max memory channels12 +
max pcie lanes96 +
microarchitectureNeoverse V2 +
model numberALC14C00 +
nameAWS Graviton4 +
part numberALC14C00 +
process4 nm (0.004 μm, 4.0e-6 mm) +
smp interconnectCache Coherent Interconnect for Accelerators (CCIX) +
smp interconnect links3 +
smp max ways2 +
supported memory typeDDR5-5600 +
technologyCMOS +
thread count96 +
word size64 bit (8 octets, 16 nibbles) +