Revision history of "intel/xeon platinum/8173m"

Diff selection: Mark the radio boxes of the revisions to compare and hit enter or the button at the bottom.
Legend: (cur) = difference with latest revision, (prev) = difference with preceding revision, m = minor edit.

(cur | prev) 04:25, 7 November 2022‎ 112.232.159.173 (talk)‎ . . (3,396 bytes) (-18)‎ . . (undo)
(cur | prev) 03:28, 7 November 2022‎ 112.232.159.173 (talk)‎ . . (3,414 bytes) (+18)‎ . . (undo)
(cur | prev) 13:23, 8 May 2019‎ ChippyBot (talk | contribs)‎ m . . (3,396 bytes) (-15)‎ . . (Bot: replacing old packaging template with new module) (undo)
(cur | prev) 05:43, 9 April 2019‎ David (talk | contribs)‎ m . . (3,411 bytes) (0)‎ . . (Reverted edits by 58.38.188.112 (talk) to last revision by 170.82.211.42) (undo)
(cur | prev) 02:38, 9 April 2019‎ 58.38.188.112 (talk)‎ . . (3,411 bytes) (0)‎ . . (Unable to support 4-way CPU, maximum support 2 way) (undo)
(cur | prev) 13:17, 21 June 2018‎ 170.82.211.42 (talk)‎ . . (3,411 bytes) (-10)‎ . . (undo)
(cur | prev) 09:03, 14 May 2018‎ At32Hz (talk | contribs)‎ . . (3,421 bytes) (+24)‎ . . (undo)
(cur | prev) 07:15, 14 May 2018‎ 213.144.12.68 (talk)‎ . . (3,397 bytes) (+1)‎ . . (Turbo Boost Speed change to 3,8 GHz) (undo)
(cur | prev) 11:57, 7 February 2018‎ 70.165.66.115 (talk)‎ . . (3,396 bytes) (+1)‎ . . (added tdp value) (undo)
(cur | prev) 15:30, 13 December 2017‎ ChippyBot (talk | contribs)‎ m . . (3,395 bytes) (+1)‎ . . (Bot: moving all {{mpu}} to {{chip}}) (undo)
(cur | prev) 04:32, 23 July 2017‎ ChippyBot (talk | contribs)‎ m . . (3,394 bytes) (+9)‎ . . (Bot: Automated text replacement (-skylake#Memory_Hierarchy +skylake_(server)#Memory_Hierarchy)) (undo)
(cur | prev) 01:28, 23 July 2017‎ ChippyBot (talk | contribs)‎ m . . (3,385 bytes) (+17)‎ . . (Bot: Automated text replacement (-{{intel|Skylake|l=arch}} +{{intel|Skylake (server)|Skylake|l=arch}})) (undo)
(cur | prev) 01:15, 23 July 2017‎ ChippyBot (talk | contribs)‎ m . . (3,368 bytes) (+9)‎ . . (Bot: Automated text replacement (-|microarch=Skylake +|microarch=Skylake (server))) (undo)
(cur | prev) 16:04, 21 July 2017‎ 118.163.203.107 (talk)‎ . . (3,359 bytes) (-3)‎ . . (wrong) (undo)
(cur | prev) 16:02, 21 July 2017‎ 118.163.203.107 (talk)‎ . . (3,362 bytes) (+3)‎ . . (add tdp and turbo clock) (undo)
(cur | prev) 15:07, 19 July 2017‎ David (talk | contribs)‎ . . (3,359 bytes) (+123)‎ . . (undo)
(cur | prev) 01:11, 18 July 2017‎ At32Hz (talk | contribs)‎ . . (3,236 bytes) (+85)‎ . . (undo)
(cur | prev) 14:34, 12 July 2017‎ ChipIt (talk | contribs)‎ . . (3,151 bytes) (+326)‎ . . (undo)
(cur | prev) 13:23, 11 July 2017‎ ChippyBot (talk | contribs)‎ m . . (2,825 bytes) (-11)‎ . . (Bot: Automated text replacement (-|avx512=Yes +)) (undo)
(cur | prev) 23:18, 6 July 2017‎ ChippyBot (talk | contribs)‎ m . . (2,836 bytes) (-68)‎ . . (package formatting change) (undo)
(cur | prev) 23:55, 29 June 2017‎ ChipIt (talk | contribs)‎ . . (2,904 bytes) (-1,983)‎ . . (undo)
(cur | prev) 12:05, 4 June 2017‎ ChipIt (talk | contribs)‎ . . (4,887 bytes) (0)‎ . . (undo)
(cur | prev) 10:45, 4 June 2017‎ ChipIt (talk | contribs)‎ . . (4,887 bytes) (+73)‎ . . (undo)
(cur | prev) 10:03, 4 June 2017‎ ChipIt (talk | contribs)‎ . . (4,814 bytes) (+1)‎ . . (undo)
(cur | prev) 09:50, 4 June 2017‎ ChipIt (talk | contribs)‎ . . (4,813 bytes) (+661)‎ . . (undo)
(cur | prev) 09:45, 4 June 2017‎ ChipIt (talk | contribs)‎ . . (4,152 bytes) (+4,152)‎ . . (Created page with "{{intel title|Xeon Platinum 8173M}} {{mpu | future = Yes | name = Xeon Platinum 8173M | no image = Yes | image = | image...")

Has subobject "Has subobject" is a predefined property representing a container construct and is provided by Semantic MediaWiki.	Xeon Platinum 8173M - Intel#io +
base frequency	2,100 MHz (2.1 GHz, 2,100,000 kHz) +
chipset	Lewisburg +
clock multiplier	21 +
core count	28 +
core family	6 +
core name	Skylake SP +
designer	Intel +
family	Xeon Platinum +
full page name	intel/xeon platinum/8173m +
has advanced vector extensions	true +
has advanced vector extensions 2	true +
has advanced vector extensions 512	true +
has ecc memory support	true +
has extended page tables support	true +
has feature	Advanced Vector Extensions +, Advanced Vector Extensions 2 +, Advanced Encryption Standard Instruction Set Extension +, Hyper-Threading Technology +, Enhanced SpeedStep Technology +, Intel vPro Technology +, Intel VT-x +, Intel VT-d +, Transactional Synchronization Extensions +, Turbo Boost Technology 2.0 +, Speed Shift Technology +, Trusted Execution Technology +, Extended Page Tables + and Advanced Vector Extensions 512 +
has intel enhanced speedstep technology	true +
has intel speed shift technology	true +
has intel trusted execution technology	true +
has intel turbo boost technology 2 0	true +
has intel vpro technology	true +
has intel vt-d technology	true +
has intel vt-x technology	true +
has second level address translation support	true +
has simultaneous multithreading	true +
has transactional synchronization extensions	true +
has x86 advanced encryption standard instruction set extension	true +
instance of	microprocessor +
isa	x86-64 +
isa family	x86 +
l1$ size	1,792 KiB (1,835,008 B, 1.75 MiB) +
l1d$ description	8-way set associative +
l1d$ size	896 KiB (917,504 B, 0.875 MiB) +
l1i$ description	8-way set associative +
l1i$ size	896 KiB (917,504 B, 0.875 MiB) +
l2$ description	16-way set associative +
l2$ size	28 MiB (28,672 KiB, 29,360,128 B, 0.0273 GiB) +
l3$ description	11-way set associative +
l3$ size	38.5 MiB (39,424 KiB, 40,370,176 B, 0.0376 GiB) +
ldate	3000 +
main image	+
manufacturer	Intel +
market segment	Server +
max cpu count	8 +
max memory	1,572,864 MiB (1,610,612,736 KiB, 1,649,267,441,664 B, 1,536 GiB, 1.5 TiB) +
max memory bandwidth	119.21 GiB/s (122,071.04 MiB/s, 128.001 GB/s, 128,000.763 MB/s, 0.116 TiB/s, 0.128 TB/s) +
max memory channels	6 +
max pcie lanes	48 +
microarchitecture	Skylake (server) +
model number	8173M +
name	Xeon Platinum 8173M +
package	FCLGA-3647 +
platform	Purley +
process	14 nm (0.014 μm, 1.4e-5 mm) +
series	8000 +
smp max ways	8 +
socket	Socket P + and LGA-3647 +
supported memory type	DDR4-2666 +
technology	CMOS +
thread count	56 +
turbo frequency (1 core)	3,800 MHz (3.8 GHz, 3,800,000 kHz) +
word size	64 bit (8 octets, 16 nibbles) +

WikiChip

The Fuse Coverage

Social Media

Companies

Microarchitectures

Technology Nodes

Intel

AMD

ARM

Cavium

Samsung

Intel

AMD

Ampere

Apple

Cavium

HiSilicon

MediaTek

NXP

Qualcomm

Renesas

Samsung