Revision history of "intel/xeon gold/5119t"

Diff selection: Mark the radio boxes of the revisions to compare and hit enter or the button at the bottom.
Legend: (cur) = difference with latest revision, (prev) = difference with preceding revision, m = minor edit.

(cur | prev) 19:16, 3 August 2022‎ 47.190.148.155 (talk)‎ . . (4,668 bytes) (+14)‎ . . (Added s-spec number) (undo)
(cur | prev) 23:43, 28 December 2019‎ David (talk | contribs)‎ . . (4,654 bytes) (+115)‎ . . (undo)
(cur | prev) 01:09, 24 May 2019‎ David (talk | contribs)‎ . . (4,539 bytes) (0)‎ . . (undo)
(cur | prev) 14:14, 8 May 2019‎ ChippyBot (talk | contribs)‎ m . . (4,539 bytes) (-15)‎ . . (replacing old packaging template with new module) (undo)
(cur | prev) 16:29, 13 December 2017‎ ChippyBot (talk | contribs)‎ m . . (4,554 bytes) (+1)‎ . . (Bot: moving all {{mpu}} to {{chip}}) (undo)
(cur | prev) 09:40, 23 July 2017‎ David (talk | contribs)‎ . . (4,553 bytes) (+35)‎ . . (undo)
(cur | prev) 05:32, 23 July 2017‎ ChippyBot (talk | contribs)‎ m . . (4,518 bytes) (+9)‎ . . (Bot: Automated text replacement (-skylake#Memory_Hierarchy +skylake_(server)#Memory_Hierarchy)) (undo)
(cur | prev) 02:28, 23 July 2017‎ ChippyBot (talk | contribs)‎ m . . (4,509 bytes) (+17)‎ . . (Bot: Automated text replacement (-{{intel|Skylake|l=arch}} +{{intel|Skylake (server)|Skylake|l=arch}})) (undo)
(cur | prev) 02:14, 23 July 2017‎ ChippyBot (talk | contribs)‎ m . . (4,492 bytes) (+9)‎ . . (Bot: Automated text replacement (-|microarch=Skylake +|microarch=Skylake (server))) (undo)
(cur | prev) 16:05, 19 July 2017‎ David (talk | contribs)‎ . . (4,483 bytes) (+144)‎ . . (undo)
(cur | prev) 02:01, 18 July 2017‎ At32Hz (talk | contribs)‎ . . (4,339 bytes) (+82)‎ . . (undo)
(cur | prev) 23:01, 17 July 2017‎ At32Hz (talk | contribs)‎ . . (4,257 bytes) (+1,015)‎ . . (undo)
(cur | prev) 22:54, 17 July 2017‎ At32Hz (talk | contribs)‎ . . (3,242 bytes) (+111)‎ . . (undo)
(cur | prev) 21:10, 11 July 2017‎ David (talk | contribs)‎ . . (3,131 bytes) (+949)‎ . . (undo)
(cur | prev) 20:56, 11 July 2017‎ David (talk | contribs)‎ . . (2,182 bytes) (+166)‎ . . (undo)
(cur | prev) 20:53, 11 July 2017‎ David (talk | contribs)‎ . . (2,016 bytes) (+260)‎ . . (undo)
(cur | prev) 20:52, 11 July 2017‎ David (talk | contribs)‎ . . (1,756 bytes) (+5)‎ . . (undo)
(cur | prev) 20:51, 11 July 2017‎ David (talk | contribs)‎ . . (1,751 bytes) (+480)‎ . . (undo)
(cur | prev) 20:43, 11 July 2017‎ David (talk | contribs)‎ . . (1,271 bytes) (+642)‎ . . (undo)
(cur | prev) 20:21, 11 July 2017‎ David (talk | contribs)‎ . . (629 bytes) (+590)‎ . . (undo)
(cur | prev) 19:31, 11 July 2017‎ David (talk | contribs)‎ . . (39 bytes) (+39)‎ . . (Created page with "{{intel title|Xeon Gold 5119T}} {{mpu}}")

Has subobject "Has subobject" is a predefined property representing a container construct and is provided by Semantic MediaWiki.	Xeon Gold 5119T - Intel#io +
base frequency	1,900 MHz (1.9 GHz, 1,900,000 kHz) +
chipset	Lewisburg +
clock multiplier	19 +
core count	14 +
core family	6 +
core name	Skylake SP +
core stepping	M0 +
designer	Intel +
family	Xeon Gold +
first announced	July 11, 2017 +
first launched	July 11, 2017 +
full page name	intel/xeon gold/5119t +
has advanced vector extensions	true +
has advanced vector extensions 2	true +
has advanced vector extensions 512	true +
has ecc memory support	true +
has extended page tables support	true +
has feature	Advanced Vector Extensions +, Advanced Vector Extensions 2 +, Advanced Encryption Standard Instruction Set Extension +, Hyper-Threading Technology +, Turbo Boost Technology 2.0 +, Enhanced SpeedStep Technology +, Speed Shift Technology +, Trusted Execution Technology +, Intel vPro Technology +, Intel VT-x +, Transactional Synchronization Extensions +, Extended Page Tables + and Advanced Vector Extensions 512 +
has intel enhanced speedstep technology	true +
has intel speed shift technology	true +
has intel trusted execution technology	true +
has intel turbo boost technology 2 0	true +
has intel vpro technology	true +
has intel vt-x technology	true +
has locked clock multiplier	true +
has second level address translation support	true +
has simultaneous multithreading	true +
has transactional synchronization extensions	true +
has x86 advanced encryption standard instruction set extension	true +
instance of	microprocessor +
isa	x86-64 +
isa family	x86 +
l1$ size	896 KiB (917,504 B, 0.875 MiB) +
l1d$ description	8-way set associative +
l1d$ size	448 KiB (458,752 B, 0.438 MiB) +
l1i$ description	8-way set associative +
l1i$ size	448 KiB (458,752 B, 0.438 MiB) +
l2$ description	16-way set associative +
l2$ size	14 MiB (14,336 KiB, 14,680,064 B, 0.0137 GiB) +
l3$ description	11-way set associative +
l3$ size	19.25 MiB (19,712 KiB, 20,185,088 B, 0.0188 GiB) +
ldate	July 11, 2017 +
main image	+
manufacturer	Intel +
market segment	Server +
max case temperature	348.15 K (75 °C, 167 °F, 626.67 °R) +
max cpu count	4 +
max memory	786,432 MiB (805,306,368 KiB, 824,633,720,832 B, 768 GiB, 0.75 TiB) +
max memory bandwidth	107.3 GiB/s (109,875.2 MiB/s, 115.212 GB/s, 115,212.498 MB/s, 0.105 TiB/s, 0.115 TB/s) +
max memory channels	6 +
max pcie lanes	48 +
microarchitecture	Skylake (server) +
min case temperature	273.15 K (0 °C, 32 °F, 491.67 °R) +
model number	5119T +
name	Xeon Gold 5119T +
package	FCLGA-3647 +
platform	Purley +
process	14 nm (0.014 μm, 1.4e-5 mm) +
s-spec	SR3MN +
s-spec (qs)	QN11 +
series	5100 +
smp interconnect	UPI +
smp interconnect links	3 +
smp interconnect rate	10.4 GT/s +
smp max ways	4 +
socket	Socket P + and LGA-3647 +
supported memory type	DDR4-2400 +
tdp	85 W (85,000 mW, 0.114 hp, 0.085 kW) +
technology	CMOS +
thread count	28 +
turbo frequency (1 core)	3,200 MHz (3.2 GHz, 3,200,000 kHz) +
word size	64 bit (8 octets, 16 nibbles) +

WikiChip

The Fuse Coverage

Social Media

Companies

Microarchitectures

Technology Nodes

Intel

AMD

ARM

Cavium

Samsung

Intel

AMD

Ampere

Apple

Cavium

HiSilicon

MediaTek

NXP

Qualcomm

Renesas

Samsung