Revision history of "intel/xeon e3/e3-1230 v5"

Diff selection: Mark the radio boxes of the revisions to compare and hit enter or the button at the bottom.
Legend: (cur) = difference with latest revision, (prev) = difference with preceding revision, m = minor edit.

(cur | prev) 14:58, 3 November 2024‎ 5.255.98.151 (talk)‎ . . (8,171 bytes) (+5,003)‎ . . (ckykwitvka) (undo)
(cur | prev) 23:29, 6 April 2018‎ David (talk | contribs)‎ . . (3,168 bytes) (+59)‎ . . (undo)
(cur | prev) 15:26, 13 December 2017‎ ChippyBot (talk | contribs)‎ m . . (3,109 bytes) (+1)‎ . . (Bot: moving all {{mpu}} to {{chip}}) (undo)
(cur | prev) 00:20, 11 July 2017‎ ChippyBot (talk | contribs)‎ m . . (3,108 bytes) (-10)‎ . . (Bot: Automated text replacement (-|avx512=No +)) (undo)
(cur | prev) 16:16, 8 July 2017‎ ChipIt (talk | contribs)‎ . . (3,118 bytes) (+7)‎ . . (undo)
(cur | prev) 15:22, 8 July 2017‎ ChipIt (talk | contribs)‎ . . (3,111 bytes) (+25)‎ . . (undo)
(cur | prev) 07:59, 8 July 2017‎ ChipIt (talk | contribs)‎ . . (3,086 bytes) (-18)‎ . . (undo)
(cur | prev) 07:55, 8 July 2017‎ ChipIt (talk | contribs)‎ . . (3,104 bytes) (-998)‎ . . (undo)
(cur | prev) 02:17, 7 July 2017‎ ChipIt (talk | contribs)‎ . . (4,102 bytes) (-32)‎ . . (→‎Cache) (undo)
(cur | prev) 22:45, 23 June 2017‎ ChippyBot (talk | contribs)‎ m . . (4,134 bytes) (-27)‎ . . (Bot: Automated text replacement (-\| electrical += Yes +)) (undo)
(cur | prev) 13:01, 3 June 2017‎ At32Hz (talk | contribs)‎ . . (4,161 bytes) (+12)‎ . . (undo)
(cur | prev) 10:56, 3 June 2017‎ At32Hz (talk | contribs)‎ . . (4,149 bytes) (+11)‎ . . (undo)
(cur | prev) 10:51, 3 June 2017‎ At32Hz (talk | contribs)‎ . . (4,138 bytes) (-140)‎ . . (undo)
(cur | prev) 10:43, 3 June 2017‎ At32Hz (talk | contribs)‎ . . (4,278 bytes) (+24)‎ . . (undo)
(cur | prev) 10:20, 3 June 2017‎ At32Hz (talk | contribs)‎ . . (4,254 bytes) (-6)‎ . . (→‎Features) (undo)
(cur | prev) 10:00, 3 June 2017‎ At32Hz (talk | contribs)‎ . . (4,260 bytes) (+2)‎ . . (undo)
(cur | prev) 09:57, 3 June 2017‎ At32Hz (talk | contribs)‎ . . (4,258 bytes) (-172)‎ . . (undo)
(cur | prev) 09:29, 3 June 2017‎ At32Hz (talk | contribs)‎ . . (4,430 bytes) (-301)‎ . . (undo)
(cur | prev) 17:39, 2 June 2017‎ At32Hz (talk | contribs)‎ . . (4,731 bytes) (+26)‎ . . (undo)
(cur | prev) 17:17, 2 June 2017‎ At32Hz (talk | contribs)‎ . . (4,705 bytes) (+166)‎ . . (undo)
(cur | prev) 18:08, 6 March 2017‎ 82.58.252.30 (talk)‎ . . (4,539 bytes) (+93)‎ . . (undo)
(cur | prev) 23:11, 20 September 2016‎ ChipIt (talk | contribs)‎ . . (4,446 bytes) (+7)‎ . . (→‎Cache) (undo)
(cur | prev) 01:05, 19 September 2016‎ ChipIt (talk | contribs)‎ . . (4,439 bytes) (-19)‎ . . (undo)
(cur | prev) 11:31, 4 May 2016‎ ChipIt (talk | contribs)‎ . . (4,458 bytes) (+705)‎ . . (undo)
(cur | prev) 11:11, 4 May 2016‎ ChipIt (talk | contribs)‎ . . (3,753 bytes) (+345)‎ . . (undo)
(cur | prev) 11:03, 4 May 2016‎ ChipIt (talk | contribs)‎ . . (3,408 bytes) (+522)‎ . . (undo)
(cur | prev) 10:11, 4 May 2016‎ ChipIt (talk | contribs)‎ . . (2,886 bytes) (+69)‎ . . (undo)
(cur | prev) 09:47, 4 May 2016‎ ChipIt (talk | contribs)‎ . . (2,817 bytes) (+453)‎ . . (undo)
(cur | prev) 09:34, 4 May 2016‎ ChipIt (talk | contribs)‎ . . (2,364 bytes) (0)‎ . . (undo)
(cur | prev) 09:29, 4 May 2016‎ ChipIt (talk | contribs)‎ . . (2,364 bytes) (+24)‎ . . (undo)
(cur | prev) 09:25, 4 May 2016‎ ChipIt (talk | contribs)‎ . . (2,340 bytes) (+2,340)‎ . . (Created page with "{{intel title|Xeon E3-1230 V5}} {{mpu | name = Xeon E3-1230 V5 | no image = Yes | image = | image size = | caption...")

Has subobject "Has subobject" is a predefined property representing a container construct and is provided by Semantic MediaWiki.	Xeon E3-1230 v5 - Intel#io +
back image	File:enjdpxizyd +
bus type	rqiuwwpbnr +
chipset	xgbuzmzdyj +, pupneynbxa +, bdjmkubxzr + and sbwkdmqerc +
core family	ioixoaikpj +, zihuywnmql +, tylfpgrahj + and thmqroomqn +
core model	eydebelvwo +, vskyjfbmog +, fekfybxcij + and gggxwxpiho +
core name	lnxgtrejpd +, gbjhdbfzob +, lwwdpcipht + and dbilgpqoda +
core stepping	mymhyvpudb +, fehmeyungh +, zgjzybbcig + and pvogwmwnta +
core voltage tolerance	kneubhqexa +
cpuid	efaehcgyiz +, pegtyrpjnq +, glfvkemvtk + and fnjrvuncvp +
designer	+1 213 425 1453 +, oxsrstgbeg +, hpfuzwsetg +, hwpbcmvwew + and pedtnkdsco +
family	hwakzkhsnl + and vqxmuuxwqf +
full page name	intel/xeon e3/e3-1230 v5 +
has advanced vector extensions	true +
has advanced vector extensions 2	true +
has ecc memory support	true +
has extended page tables support	true +
has feature	Advanced Vector Extensions +, Advanced Vector Extensions 2 +, Advanced Encryption Standard Instruction Set Extension +, Enhanced SpeedStep Technology +, Intel VT-x +, Intel VT-d +, Secure Key Technology +, Hyper-Threading Technology +, Turbo Boost Technology 2.0 +, Trusted Execution Technology +, Intel vPro Technology +, Transactional Synchronization Extensions +, OS Guard +, Extended Page Tables +, Memory Protection Extensions + and Software Guard Extensions +
has intel enhanced speedstep technology	true +
has intel secure key technology	true +
has intel supervisor mode execution protection	true +
has intel trusted execution technology	true +
has intel turbo boost technology 2 0	true +
has intel vpro technology	true +
has intel vt-d technology	true +
has intel vt-x technology	true +
has second level address translation support	true +
has simultaneous multithreading	true +
has transactional synchronization extensions	true +
has x86 advanced encryption standard instruction set extension	true +
io voltage tolerance	ypohdtllbl +
is multi-chip package	false +
isa	uyxlfyxdkz + and snwjbqhbsj +
isa family	diyfqfphfe + and bwappofqjg +
l1$ size	256 KiB (262,144 B, 0.25 MiB) +
l1d$ description	8-way set associative +
l1d$ size	128 KiB (131,072 B, 0.125 MiB) +
l1i$ description	8-way set associative +
l1i$ size	128 KiB (131,072 B, 0.125 MiB) +
l2$ description	4-way set associative +
l2$ size	1 MiB (1,024 KiB, 1,048,576 B, 9.765625e-4 GiB) +
l3$ size	8 MiB (8,192 KiB, 8,388,608 B, 0.00781 GiB) +
ldate	3000 +
main image	File:fzotxmyuvl +
main image caption	engdyyicyw +
manufacturer	+1 213 425 1453 +, qtlryzeizo +, caqkmsckae +, thdcnkjdtv + and eerhgmuagd +
market segment	jqpqhwvijz +, aljrwmaxcp + and qbjandrmvz +
max dts temperature	auvmmzupby +
max memory address	redirect-4325a19c6eb6669536e3ac7b50de5557@webmark.eting.org +
max memory bandwidth	31.79 GiB/s (32,552.96 MiB/s, 34.134 GB/s, 34,134.253 MB/s, 0.031 TiB/s, 0.0341 TB/s) +
max memory channels	2 +
max operating temperature	xhpotbhugn +
max pcie lanes	16 +
microarchitecture	igtitffwea +, ebhtxatpaq +, gnnwnhpqdz + and tbtxlfxeoe +
min dts temperature	umgtxbtkch +
min operating temperature	wspftqdqkp +
model number	azrbturvdz +
name	fsmpxtrkvs +
neuron count	hxsjbsvqnx +
part number	wgnbywottx +, wkwlzttvqt +, raxyfjsudl +, aazjfugkij +, ikqzjltgaq +, acnlzpdycu +, dhccxxetzn +, hquiqemsud +, mnbcbdlcbn + and mdumqqtxai +
platform	ntdboklgfy +
s-spec	yxbrorusnf +, xulfexbhys +, xvjexjfebr +, qmstjgdbmc +, lxbopplpdk +, joosnxxixw +, hfvcpfddkl +, yjpmdkzkwg +, yckgjnglls +, bhfetbnksh +, rtaqqzeybw + and yabaeuvfat +
s-spec (qs)	wtccfazcty +, pgroysbrez +, oewctgkmpy +, ywnucgdpzt +, qgohuvkagl +, xhsymdudwd +, pjpetmunwf +, dwaakitbme +, ivhbraamvm +, bhpwffdhvj +, yuyvcprogs + and mfdkadnejt +
series	eydprexxym +
smp interconnect	wcafviazyr +
smp interconnect links	gdmmxdcvlw +
smp interconnect rate	kusesrmqgv +
smp max ways	heetvecjsi +
supported memory type	DDR3L-1600 + and DDR4-2133 +
synapse count	ksbzowwuid +
turbo frequency (17 cores)	vqptqfvsac +
turbo frequency (18 cores)	txtmsokbjm +
turbo frequency (19 cores)	jmxkekqrea +
turbo frequency (20 cores)	apvoepekyv +
turbo frequency (21 cores)	jiduysfrjs +
turbo frequency (22 cores)	lmuakazcol +
turbo frequency (23 cores)	mwtrbgzvck +
turbo frequency (24 cores)	bjutkdpzut +
turbo frequency (25 cores)	iwutmglzvk +
turbo frequency (26 cores)	wyoqqwpity +
turbo frequency (27 cores)	xgfhbrfzzq +
turbo frequency (28 cores)	giiqrdkgpy +
turbo frequency (29 cores)	smvsippmyf +
turbo frequency (30 cores)	sqlpwhhgqi +
turbo frequency (31 cores)	oevktvecry +
turbo frequency (32 cores)	foiwlyqbbw +
x86/has memory protection extensions	true +
x86/has software guard extensions	true +

WikiChip

The Fuse Coverage

Social Media

Companies

Microarchitectures

Technology Nodes

Intel

AMD

ARM

Cavium

Samsung

Intel

AMD

Ampere

Apple

Cavium

HiSilicon

MediaTek

NXP

Qualcomm

Renesas

Samsung