Revision history of "intel/xeon d/d-1577"

Diff selection: Mark the radio boxes of the revisions to compare and hit enter or the button at the bottom.
Legend: (cur) = difference with latest revision, (prev) = difference with preceding revision, m = minor edit.

(cur | prev) 01:16, 1 April 2019‎ David (talk | contribs)‎ . . (3,742 bytes) (+578)‎ . . (→‎Features) (undo)
(cur | prev) 01:11, 1 April 2019‎ David (talk | contribs)‎ . . (3,164 bytes) (+75)‎ . . (→‎Expansions) (undo)
(cur | prev) 00:58, 1 April 2019‎ David (talk | contribs)‎ . . (3,089 bytes) (-199)‎ . . (→‎Networking) (undo)
(cur | prev) 00:45, 1 April 2019‎ David (talk | contribs)‎ . . (3,288 bytes) (0)‎ . . (undo)
(cur | prev) 00:45, 1 April 2019‎ David (talk | contribs)‎ . . (3,288 bytes) (-204)‎ . . (→‎Memory controller) (undo)
(cur | prev) 00:17, 1 April 2019‎ David (talk | contribs)‎ . . (3,492 bytes) (+38)‎ . . (→‎Cache) (undo)
(cur | prev) 23:24, 31 March 2019‎ David (talk | contribs)‎ . . (3,454 bytes) (-152)‎ . . (undo)
(cur | prev) 23:11, 31 March 2019‎ David (talk | contribs)‎ . . (3,606 bytes) (-813)‎ . . (undo)
(cur | prev) 20:46, 31 March 2019‎ David (talk | contribs)‎ . . (4,419 bytes) (-12)‎ . . (undo)
(cur | prev) 15:26, 13 December 2017‎ ChippyBot (talk | contribs)‎ m . . (4,431 bytes) (+1)‎ . . (Bot: moving all {{mpu}} to {{chip}}) (undo)
(cur | prev) 14:54, 13 December 2017‎ ChippyBot (talk | contribs)‎ m . . (4,430 bytes) (-4)‎ . . (Bot: Replacing old {{mpu expansions}} template with {{expansions}}) (undo)
(cur | prev) 14:47, 13 December 2017‎ ChippyBot (talk | contribs)‎ m . . (4,434 bytes) (0)‎ . . (Bot: replacing deprecated (and now obselete) {{mpu features}} with {{x86 features}}) (undo)
(cur | prev) 22:44, 23 June 2017‎ ChippyBot (talk | contribs)‎ m . . (4,434 bytes) (-27)‎ . . (Bot: Automated text replacement (-\| electrical += Yes +)) (undo)
(cur | prev) 05:50, 23 June 2017‎ ChippyBot (talk | contribs)‎ m . . (4,461 bytes) (+1)‎ . . (Bot: corrected mem) (undo)
(cur | prev) 03:25, 23 June 2017‎ ChippyBot (talk | contribs)‎ m . . (4,460 bytes) (+1)‎ . . (Bot: corrected mem) (undo)
(cur | prev) 23:57, 10 December 2016‎ ChipIt (talk | contribs)‎ . . (4,459 bytes) (+59)‎ . . (undo)
(cur | prev) 17:33, 4 November 2016‎ At32Hz (talk | contribs)‎ . . (4,400 bytes) (+30)‎ . . (undo)
(cur | prev) 23:09, 20 September 2016‎ ChipIt (talk | contribs)‎ . . (4,370 bytes) (+6)‎ . . (→‎Cache) (undo)
(cur | prev) 01:04, 19 September 2016‎ ChipIt (talk | contribs)‎ . . (4,364 bytes) (-8)‎ . . (undo)
(cur | prev) 16:22, 7 May 2016‎ At32Hz (talk | contribs)‎ . . (4,372 bytes) (+33)‎ . . (undo)
(cur | prev) 15:33, 7 May 2016‎ At32Hz (talk | contribs)‎ . . (4,339 bytes) (+31)‎ . . (undo)
(cur | prev) 15:02, 7 May 2016‎ At32Hz (talk | contribs)‎ . . (4,308 bytes) (+1)‎ . . (→‎Networking) (undo)
(cur | prev) 14:10, 7 May 2016‎ At32Hz (talk | contribs)‎ . . (4,307 bytes) (+3)‎ . . (undo)
(cur | prev) 07:04, 4 May 2016‎ ChipIt (talk | contribs)‎ . . (4,304 bytes) (+11)‎ . . (undo)
(cur | prev) 00:24, 12 April 2016‎ At32Hz (talk | contribs)‎ . . (4,293 bytes) (+2,172)‎ . . (undo)
(cur | prev) 22:19, 11 April 2016‎ At32Hz (talk | contribs)‎ . . (2,121 bytes) (+427)‎ . . (undo)
(cur | prev) 21:18, 11 April 2016‎ At32Hz (talk | contribs)‎ . . (1,694 bytes) (0)‎ . . (undo)
(cur | prev) 21:12, 11 April 2016‎ At32Hz (talk | contribs)‎ . . (1,694 bytes) (+1,694)‎ . . (Created page with "{{intel title|Xeon D-1577}} {{mpu | name = Intel Xeon D-1577 | image = | image size = | no image = Yes | caption...")

Has subobject "Has subobject" is a predefined property representing a container construct and is provided by Semantic MediaWiki.	Xeon D-1577 - Intel#pcie +
back image	+
base frequency	1,300 MHz (1.3 GHz, 1,300,000 kHz) +
bus type	DMI 2.0 +
clock multiplier	13 +
core count	16 +
core family	6 +
core model	6 +
core name	Broadwell DE +
core stepping	Y0 +
designer	Intel +
die area	306.18 mm² (0.475 in², 3.062 cm², 306,180,000 µm²) +
family	Xeon D +
first announced	February 24, 2016 +
first launched	February 24, 2016 +
full page name	intel/xeon d/d-1577 +
has advanced vector extensions	true +
has advanced vector extensions 2	true +
has ecc memory support	true +
has extended page tables support	true +
has feature	Trusted Execution Technology +, Transactional Synchronization Extensions +, Hyper-Threading Technology +, Turbo Boost Technology 2.0 +, Advanced Vector Extensions +, Advanced Vector Extensions 2 +, Advanced Encryption Standard Instruction Set Extension +, Enhanced SpeedStep Technology +, Intel VT-x +, Intel VT-d +, Extended Page Tables +, Secure Key Technology + and OS Guard +
has intel enhanced speedstep technology	true +
has intel secure key technology	true +
has intel supervisor mode execution protection	true +
has intel trusted execution technology	true +
has intel turbo boost technology 2 0	true +
has intel vt-d technology	true +
has intel vt-x technology	true +
has locked clock multiplier	true +
has second level address translation support	true +
has simultaneous multithreading	true +
has transactional synchronization extensions	true +
has x86 advanced encryption standard instruction set extension	true +
instance of	microprocessor +
isa	x86-64 +
isa family	x86 +
l1$ size	1,024 KiB (1,048,576 B, 1 MiB) +
l1d$ description	8-way set associative +
l1d$ size	512 KiB (524,288 B, 0.5 MiB) +
l1i$ description	8-way set associative +
l1i$ size	512 KiB (524,288 B, 0.5 MiB) +
l2$ description	8-way set associative +
l2$ size	4 MiB (4,096 KiB, 4,194,304 B, 0.00391 GiB) +
l3$ description	16-way set associative +
l3$ size	24 MiB (24,576 KiB, 25,165,824 B, 0.0234 GiB) +
ldate	February 24, 2016 +
main image	+
manufacturer	Intel +
market segment	Server + and Embedded +
max cpu count	1 +
max memory	131,072 MiB (134,217,728 KiB, 137,438,953,472 B, 128 GiB, 0.125 TiB) +
max memory bandwidth	35.76 GiB/s (36,618.24 MiB/s, 38.397 GB/s, 38,397.008 MB/s, 0.0349 TiB/s, 0.0384 TB/s) +
max memory channels	2 +
max operating temperature	108 °C +
max sata ports	6 +
max usb ports	4 +
microarchitecture	Broadwell +
min operating temperature	0 °C +
model number	D-1577 +
name	Xeon D-1577 +
package	FCBGA-1667 +
part number	GG8067402570503 +
platform	Grangeville +
process	14 nm (0.014 μm, 1.4e-5 mm) +
release price	$ 1,176.00 (€ 1,058.40, £ 952.56, ¥ 121,516.08) +
release price (tray)	$ 1,176.00 (€ 1,058.40, £ 952.56, ¥ 121,516.08) +
s-spec	SR2M2 +
series	D-1500 +
smp max ways	1 +
supported memory type	DDR4-2400 +
tdp	45 W (45,000 mW, 0.0603 hp, 0.045 kW) +
technology	CMOS +
thread count	32 +
transistor count	4,700,000,000 +
turbo frequency (1 core)	2,100 MHz (2.1 GHz, 2,100,000 kHz) +
word size	64 bit (8 octets, 16 nibbles) +

WikiChip

The Fuse Coverage

Social Media

Companies

Microarchitectures

Technology Nodes

Intel

AMD

ARM

Cavium

Samsung

Intel

AMD

Ampere

Apple

Cavium

HiSilicon

MediaTek

NXP

Qualcomm

Renesas

Samsung