Revision history of "intel/atom/c3955"

Diff selection: Mark the radio boxes of the revisions to compare and hit enter or the button at the bottom.
Legend: (cur) = difference with latest revision, (prev) = difference with preceding revision, m = minor edit.

(cur | prev) 23:45, 14 August 2019‎ 220.233.153.77 (talk)‎ . . (3,423 bytes) (+18)‎ . . (undo)
(cur | prev) 15:14, 13 December 2017‎ ChippyBot (talk | contribs)‎ m . . (3,405 bytes) (+1)‎ . . (Bot: moving all {{mpu}} to {{chip}}) (undo)
(cur | prev) 01:48, 19 August 2017‎ ChipIt (talk | contribs)‎ . . (3,404 bytes) (+15)‎ . . (undo)
(cur | prev) 01:47, 17 August 2017‎ David (talk | contribs)‎ . . (3,389 bytes) (+69)‎ . . (undo)
(cur | prev) 01:18, 17 August 2017‎ David (talk | contribs)‎ . . (3,320 bytes) (-5)‎ . . (undo)
(cur | prev) 23:38, 16 August 2017‎ David (talk | contribs)‎ . . (3,325 bytes) (+48)‎ . . (undo)
(cur | prev) 23:36, 16 August 2017‎ David (talk | contribs)‎ . . (3,277 bytes) (+114)‎ . . (→‎Expansions) (undo)
(cur | prev) 23:27, 16 August 2017‎ David (talk | contribs)‎ . . (3,163 bytes) (+161)‎ . . (undo)
(cur | prev) 23:05, 16 August 2017‎ David (talk | contribs)‎ . . (3,002 bytes) (+62)‎ . . (undo)
(cur | prev) 08:05, 16 August 2017‎ ChipIt (talk | contribs)‎ . . (2,940 bytes) (+1)‎ . . (undo)
(cur | prev) 08:02, 16 August 2017‎ ChipIt (talk | contribs)‎ . . (2,939 bytes) (+968)‎ . . (undo)
(cur | prev) 06:36, 16 August 2017‎ ChipIt (talk | contribs)‎ . . (1,971 bytes) (+15)‎ . . (undo)
(cur | prev) 06:04, 16 August 2017‎ ChipIt (talk | contribs)‎ . . (1,956 bytes) (+25)‎ . . (undo)
(cur | prev) 06:03, 16 August 2017‎ ChipIt (talk | contribs)‎ . . (1,931 bytes) (+25)‎ . . (undo)
(cur | prev) 06:03, 16 August 2017‎ ChipIt (talk | contribs)‎ . . (1,906 bytes) (+45)‎ . . (undo)
(cur | prev) 23:42, 15 August 2017‎ ChipIt (talk | contribs)‎ . . (1,861 bytes) (+174)‎ . . (undo)
(cur | prev) 22:24, 15 August 2017‎ ChipIt (talk | contribs)‎ . . (1,687 bytes) (+47)‎ . . (undo)
(cur | prev) 22:13, 15 August 2017‎ ChipIt (talk | contribs)‎ . . (1,640 bytes) (+298)‎ . . (undo)
(cur | prev) 20:55, 15 August 2017‎ ChipIt (talk | contribs)‎ . . (1,342 bytes) (+109)‎ . . (undo)
(cur | prev) 20:39, 15 August 2017‎ ChipIt (talk | contribs)‎ . . (1,233 bytes) (+449)‎ . . (undo)
(cur | prev) 19:09, 15 August 2017‎ ChipIt (talk | contribs)‎ . . (784 bytes) (+750)‎ . . (undo)
(cur | prev) 17:58, 15 August 2017‎ ChipIt (talk | contribs)‎ . . (34 bytes) (+34)‎ . . (Created page with "{{intel title|Atom C3955}} {{mpu}}")

Has subobject "Has subobject" is a predefined property representing a container construct and is provided by Semantic MediaWiki.	Atom C3955 - Intel#package + and Atom C3955 - Intel#pcie +
base frequency	2,100 MHz (2.1 GHz, 2,100,000 kHz) +
clock multiplier	21 +
core count	16 +
core family	6 +
core model	95 +
core name	Denverton +
core stepping	B1 +
designer	Intel +
family	Atom +
first announced	August 15, 2017 +
first launched	August 15, 2017 +
full page name	intel/atom/c3955 +
has ecc memory support	true +
has extended page tables support	true +
has feature	Advanced Encryption Standard Instruction Set Extension +, Enhanced SpeedStep Technology +, Intel VT-x +, Intel VT-d +, Turbo Boost Technology 2.0 +, Extended Page Tables + and Memory Protection Extensions +
has intel enhanced speedstep technology	true +
has intel turbo boost technology 2 0	true +
has intel vt-d technology	true +
has intel vt-x technology	true +
has locked clock multiplier	true +
has second level address translation support	true +
has x86 advanced encryption standard instruction set extension	true +
instance of	microprocessor +
isa	x86-64 +
isa family	x86 +
l1$ size	896 KiB (917,504 B, 0.875 MiB) +
l1d$ description	6-way set associative +
l1d$ size	384 KiB (393,216 B, 0.375 MiB) +
l1i$ description	8-way set associative +
l1i$ size	512 KiB (524,288 B, 0.5 MiB) +
l2$ description	16-way set associative +
l2$ size	16 MiB (16,384 KiB, 16,777,216 B, 0.0156 GiB) +
ldate	August 15, 2017 +
main image	+
manufacturer	Intel +
market segment	Server + and Embedded +
max case temperature	351.15 K (78 °C, 172.4 °F, 632.07 °R) +
max cpu count	1 +
max hsio lanes	20 +
max junction temperature	373.15 K (100 °C, 212 °F, 671.67 °R) +
max memory	262,144 MiB (268,435,456 KiB, 274,877,906,944 B, 256 GiB, 0.25 TiB) +
max memory bandwidth	35.76 GiB/s (36,618.24 MiB/s, 38.397 GB/s, 38,397.008 MB/s, 0.0349 TiB/s, 0.0384 TB/s) +
max memory channels	2 +
max storage temperature	398.15 K (125 °C, 257 °F, 716.67 °R) +
max usb ports	8 +
microarchitecture	Goldmont +
min case temperature	273.15 K (0 °C, 32 °F, 491.67 °R) +
min junction temperature	273.15 K (0 °C, 32 °F, 491.67 °R) +
min storage temperature	248.15 K (-25 °C, -13 °F, 446.67 °R) +
model number	C3955 +
name	Atom C3955 +
package	FCBGA-1310 +
part number	HW8076503528301 +
part of	Server and Cloud Storage SKUs +
process	14 nm (0.014 μm, 1.4e-5 mm) +
release price	$ 434.00 (€ 390.60, £ 351.54, ¥ 44,845.22) +
s-spec	SR3F3 +
series	3000 +
smp max ways	1 +
supported memory type	DDR3L-1600 + and DDR4-2400 +
tdp	32 W (32,000 mW, 0.0429 hp, 0.032 kW) +
technology	CMOS +
thread count	16 +
turbo frequency (1 core)	2,400 MHz (2.4 GHz, 2,400,000 kHz) +
word size	64 bit (8 octets, 16 nibbles) +
x86/has memory protection extensions	true +

WikiChip

The Fuse Coverage

Social Media

Companies

Microarchitectures

Technology Nodes

Intel

AMD

ARM

Cavium

Samsung

Intel

AMD

Ampere

Apple

Cavium

HiSilicon

MediaTek

NXP

Qualcomm

Renesas

Samsung