From WikiChip
Revision history of "samsung/microarchitectures/m5"
View logs for this page

Diff selection: Mark the radio boxes of the revisions to compare and hit enter or the button at the bottom.
Legend: (cur) = difference with latest revision, (prev) = difference with preceding revision, m = minor edit.

codenameExynos M5 (Lion) +
core count2 +
designerSamsung +
first launched2020 +
full page namesamsung/microarchitectures/m5 +
instance ofmicroarchitecture +
instruction set architectureARMv8.2 +
manufacturerSamsung +
microarchitecture typeCPU +
nameExynos M5 (Lion) +
pipeline stages16 +
process7 nm (0.007 μm, 7.0e-6 mm) +