From WikiChip
Celeron 807UE - Intel
< intel‎ | celeron

Edit Values
Celeron 807UE
General Info
DesignerIntel
ManufacturerIntel
Model Number807UE
Part NumberAV8062701188200
S-SpecSR0NB
MarketEmbedded
IntroductionDecember, 2011 (announced)
July, 2012 (launched)
ShopAmazon
General Specs
FamilyCeleron
Series800
LockedYes
Frequency1,000 MHz
Bus typeDMI 2.0
Bus rate4 × 5 GT/s
Clock multiplier10
CPUID0x206A7
Microarchitecture
ISAx86-64 (x86)
MicroarchitectureSandy Bridge
PlatformSandy Bridge M
ChipsetCougar Point
Core NameSandy Bridge M
Core Family6
Core Model42
Core SteppingQ0
Process32 nm
Transistors504,000,000
TechnologyCMOS
Die131 mm²
Word Size64 bit
Cores1
Threads1
Max Memory4 GiB
Multiprocessing
Max SMP1-Way (Uniprocessor)
Electrical
Vcore0.3 V-1.52 V
TDP10 W
Tjunction0 °C – 100 °C
Tstorage-25 °C – 125 °C
Packaging
PackageFCBGA-1023 (BGA)
Dimension31 mm x 24 mm
Pitch0.65 mm
Contacts1023

Celeron 807UE is a single-core budget mobile embedded x86 microprocessor introduced by Intel in mid-2012. The Celeron 807UE, which is based on the Sandy Bridge microarchitecture and is manufactured on a 32 nm process, operates at 1 GHz with an ultra-low TDP of just 10 W. This chip incorporates Intel's HD Graphics integrated graphics operating at 350 MHz with a burst frequency of 800 MHz. This processor supports 4 GiB of single-channel DDR3-1333 ECC memory.

Cache[edit]

Main article: Sandy Bridge § Cache

[Edit/Modify Cache Info]

hierarchy icon.svg
Cache Organization
Cache is a hardware component containing a relatively small and extremely fast memory designed to speed up the performance of a CPU by preparing ahead of time the data it needs to read from a relatively slower medium such as main memory.

The organization and amount of cache can have a large impact on the performance, power consumption, die size, and consequently cost of the IC.

Cache is specified by its size, number of sets, associativity, block size, sub-block size, and fetch and write-back policies.

Note: All units are in kibibytes and mebibytes.
L1$64 KiB
65,536 B
0.0625 MiB
L1I$32 KiB
32,768 B
0.0313 MiB
1x32 KiB8-way set associative 
L1D$32 KiB
32,768 B
0.0313 MiB
1x32 KiB8-way set associativewrite-back
L2$256 KiB
0.25 MiB
262,144 B
2.441406e-4 GiB
  1x256 KiB8-way set associativewrite-back
L3$1.5 MiB
1,536 KiB
1,572,864 B
0.00146 GiB
  1x1.5 MiB12-way set associativewrite-back

Memory controller[edit]

[Edit/Modify Memory Info]

ram icons.svg
Integrated Memory Controller
Max TypeDDR3-1333, DDR3-1066
Supports ECCYes
Max Mem4 GiB
Controllers1
Channels1
Max Bandwidth9.93 GiB/s
10,168.32 MiB/s
10.662 GB/s
10,662.256 MB/s
0.0097 TiB/s
0.0107 TB/s
Bandwidth
Single 9.93 GiB/s

Expansions[edit]

This processor has no PCIe lanes. As per datasheet: 

The single core Celeron SKU Intel® Celeron® Processor 807UE does not support PCI Express in any configuration. All of the processor’s PCI Express lanes are disabled for both graphics and I/O.

Graphics[edit]

[Edit/Modify IGP Info]

screen icon.svg
Integrated Graphics Information
GPUHD Graphics (Sandy Bridge)
DesignerIntelDevice ID0x0106
Execution Units6Max Displays2
Frequency350 MHz
0.35 GHz
350,000 KHz
Burst Frequency800 MHz
0.8 GHz
800,000 KHz
OutputDP, eDP, HDMI, SDVO, CRT
Standards
DirectX10.1
OpenGL3.1
DP1.1
eDP1.1
HDMI1.4
Additional Features
Intel Flexible Display Interface (FDI)

Features[edit]

Documents[edit]

Datasheet[edit]

Other[edit]

Retrieved from "https://en.wikichip.org/w/index.php?title=intel/celeron/807ue&oldid=75284"
Facts about "Celeron 807UE - Intel"
RDF feed
Has subobject
"Has subobject" is a predefined property representing a container construct and is provided by Semantic MediaWiki.
Celeron 807UE - Intel#package +
base frequency1,000 MHz (1 GHz, 1,000,000 kHz) +
bus links4 +
bus rate5,000 MT/s (5 GT/s, 5,000,000 kT/s) +
bus typeDMI 2.0 +
chipsetCougar Point +
clock multiplier10 +
core count1 +
core family6 +
core model42 +
core nameSandy Bridge M +
core steppingQ0 +
core voltage (max)1.52 V (15.2 dV, 152 cV, 1,520 mV) +
core voltage (min)0.3 V (3 dV, 30 cV, 300 mV) +
cpuid0x206A7 +
designerIntel +
device id0x0106 +
die area131 mm² (0.203 in², 1.31 cm², 131,000,000 µm²) +
familyCeleron +
first announcedDecember 2011 +
first launchedJuly 2012 +
full page nameintel/celeron/807ue +
has ecc memory supporttrue +
has featureEnhanced SpeedStep Technology +, Intel VT-x + and Flex Memory Access +
has intel enhanced speedstep technologytrue +
has intel flex memory access supporttrue +
has intel vt-x technologytrue +
has locked clock multipliertrue +
instance ofmicroprocessor +
integrated gpuHD Graphics (Sandy Bridge) +
integrated gpu base frequency350 MHz (0.35 GHz, 350,000 KHz) +
integrated gpu designerIntel +
integrated gpu execution units6 +
integrated gpu max frequency800 MHz (0.8 GHz, 800,000 KHz) +
isax86-64 +
isa familyx86 +
l1$ size64 KiB (65,536 B, 0.0625 MiB) +
l1d$ description8-way set associative +
l1d$ size32 KiB (32,768 B, 0.0313 MiB) +
l1i$ description8-way set associative +
l1i$ size32 KiB (32,768 B, 0.0313 MiB) +
l2$ description8-way set associative +
l2$ size0.25 MiB (256 KiB, 262,144 B, 2.441406e-4 GiB) +
l3$ description12-way set associative +
l3$ size1.5 MiB (1,536 KiB, 1,572,864 B, 0.00146 GiB) +
ldateJuly 2012 +
manufacturerIntel +
market segmentEmbedded +
max cpu count1 +
max junction temperature373.15 K (100 °C, 212 °F, 671.67 °R) +
max memory4,096 MiB (4,194,304 KiB, 4,294,967,296 B, 4 GiB, 0.00391 TiB) +
max memory bandwidth9.93 GiB/s (10,168.32 MiB/s, 10.662 GB/s, 10,662.256 MB/s, 0.0097 TiB/s, 0.0107 TB/s) +
max memory channels1 +
max storage temperature398.15 K (125 °C, 257 °F, 716.67 °R) +
microarchitectureSandy Bridge +
min junction temperature273.15 K (0 °C, 32 °F, 491.67 °R) +
min storage temperature248.15 K (-25 °C, -13 °F, 446.67 °R) +
model number807UE +
nameCeleron 807UE +
packageFCBGA-1023 +
part numberAV8062701188200 +
platformSandy Bridge M +
process32 nm (0.032 μm, 3.2e-5 mm) +
s-specSR0NB +
series800 +
smp max ways1 +
supported memory typeDDR3-1333 + and DDR3-1066 +
tdp10 W (10,000 mW, 0.0134 hp, 0.01 kW) +
technologyCMOS +
thread count1 +
transistor count504,000,000 +
word size64 bit (8 octets, 16 nibbles) +