From WikiChip
Kunpeng 920 (Hi1620) - HiSilicon
< hisilicon‎ | hi16xx

Edit Values
Kunpeng 920
General Info
ARM Holdings
Model NumberHi1620
Part NumberHi1620
IntroductionSeptember, 2018 (announced)
January 7, 2019 (launched)
General Specs
SeriesKunpeng 920
Frequency2,400 MHz, 2,600 MHz, 3,000 MHz
Word Size64 bit
Max CPUs4 (Multiprocessor)
Max Memory512 GiB
Hi1620 on exhibit.

Kunpeng 920 (Hi1620) is a planned octatetraconta-core 64-bit ARM server microprocessor set to be introduced by HiSilicon in late-2018. Fabricated by TSMC on a 7 nm process, this chip incorporates 64 custom cores operating at 2.4-3 GHz with a TDP of up to 200 W. The Hi1620 supports up to 1 TiB of octa-channel DDR4-3200 memory.

DIL16 Blank.svg Preliminary Data! Information presented in this article deal with a microprocessor or chip that was recently announced or leaked, thus missing information regarding its features and exact specification. Information may be incomplete and can change by final release.


Main article: Ares § Cache

[Edit/Modify Cache Info]

hierarchy icon.svg
Cache Organization
Cache is a hardware component containing a relatively small and extremely fast memory designed to speed up the performance of a CPU by preparing ahead of time the data it needs to read from a relatively slower medium such as main memory.

The organization and amount of cache can have a large impact on the performance, power consumption, die size, and consequently cost of the IC.

Cache is specified by its size, number of sets, associativity, block size, sub-block size, and fetch and write-back policies.

Note: All units are in kibibytes and mebibytes.
L1$8 MiB
8,192 KiB
8,388,608 B
0.00781 GiB
L1I$4 MiB
4,096 KiB
4,194,304 B
0.00391 GiB
64x64 KiB  
L1D$4 MiB
4,096 KiB
4,194,304 B
0.00391 GiB
64x64 KiB  

L2$32 MiB
32,768 KiB
33,554,432 B
0.0313 GiB
  64x512 KiB  

L3$64 MiB
65,536 KiB
67,108,864 B
0.0625 GiB
  64x1 MiB  

Memory controller

[Edit/Modify Memory Info]

ram icons.svg
Integrated Memory Controller
Max TypeDDR4-3200
Supports ECCYes
Max Mem1 TiB
Width64 bit
Max Bandwidth190.7 GiB/s
Single 23.84 GiB/s
Double 47.68 GiB/s
Quad 95.37 GiB/s
Octa 190.7 GiB/s


[Edit/Modify Expansions Info]

ide icon.svg
Expansion Options
PCIeRevision: 4.0
Max Lanes: 40
Configuration: x16, x8, x4
USBRevision: 3.0
Max Ports: 4
SATARevision: 3.0
Max Ports: 2


[Edit/Modify Supported Features]

Supported ARM Extensions & Processor Features
NEONAdvanced SIMD extension
CRC32CRC-32 checksum Extension

Utilizing devices

  • HiSilicon D06

This list is incomplete; you can help by expanding it.


Has subobject
"Has subobject" is a predefined property representing a container construct and is provided by Semantic MediaWiki.
Kunpeng 920 (Hi1620) - HiSilicon#pcie +
base frequency3,000 MHz (3 GHz, 3,000,000 kHz) +, 2,400 MHz (2.4 GHz, 2,400,000 kHz) + and 2,600 MHz (2.6 GHz, 2,600,000 kHz) +
core count64 +
designerHiSilicon + and ARM Holdings +
familyHi16xx +
first announcedSeptember 2018 +
first launchedJanuary 7, 2019 +
full page namehisilicon/hi16xx/hi1620 +
has ecc memory supporttrue +
instance ofmicroprocessor +
isaARMv8 +
isa familyARM +
l1$ size8 MiB (8,192 KiB, 8,388,608 B, 0.00781 GiB) +
l1d$ size4 MiB (4,096 KiB, 4,194,304 B, 0.00391 GiB) +
l1i$ size4 MiB (4,096 KiB, 4,194,304 B, 0.00391 GiB) +
l2$ size32 MiB (32,768 KiB, 33,554,432 B, 0.0313 GiB) +
l3$ size64 MiB (65,536 KiB, 67,108,864 B, 0.0625 GiB) +
ldate3000 +
manufacturerTSMC +
market segmentServer +
max cpu count4 +
max memory524,288 MiB (536,870,912 KiB, 549,755,813,888 B, 512 GiB, 0.5 TiB) +
max memory channels8 +
max sata ports2 +
max usb ports4 +
microarchitectureCustom +
model numberHi1620 +
nameKunpeng 920 +
part numberHi1620 +
seriesKunpeng 920 +
supported memory typeDDR4-3200 +
technologyCMOS +
thread count64 +
used byHiSilicon D06 +
word size64 bit (8 octets, 16 nibbles) +