From WikiChip
StrongARM - DEC
< dec

StrongARM
DEC StrongARM.jpg
A SA-110S model
Developer DEC, ARM Holdings, Intel
Manufacturer DEC, Intel
Type Microprocessors
Architecture 32-bit embedded ARM processors
ISA ARMv4
µarch StrongARM
Word size 32 bit
4 octets
8 nibbles
Process 0.35 μm
350 nm
3.5e-4 mm
, 0.25 μm
250 nm
2.5e-4 mm
Technology CMOS
Package MBGA-256
Succession
→
XScale

StrongARM (SA) was a family of 32-bit performance ARM processors for the embedded market designed collaboratively by DEC and ARM.

Retrieved from "https://en.wikichip.org/w/index.php?title=dec/strongarm&oldid=43431"
Facts about "StrongARM - DEC"
RDF feed
designerDEC +, ARM Holdings + and Intel +
full page namedec/strongarm +
instance ofmicroprocessor family +
instruction set architectureARMv4 +
main designerDEC +
manufacturerDEC + and Intel +
microarchitectureStrongARM +
nameStrongARM +
packageMBGA-256 +
process350 nm (0.35 μm, 3.5e-4 mm) + and 250 nm (0.25 μm, 2.5e-4 mm) +
technologyCMOS +
word size32 bit (4 octets, 8 nibbles) +