Cavium Coherent Processor Interconnect (CCPI) - Cavium
Cavium Coherent Processor Interconnect (CCPI') is an interconnect architecture designed by Cavium for their microprocessors.
|Signaling Rate||10 GT/s||25 GT/s|
|This article is still a stub and needs your attention. You can help improve this article by editing this page and adding the missing information.|
Retrieved from "https://en.wikichip.org/w/index.php?title=cavium/ccpi&oldid=84974"