From WikiChip
Xeon D-2161I - Intel
< intel‎ | xeon d(Redirected from Xeon D-2161I)

Edit Values
Xeon D-2161I
skylake-de (front).png
General Info
Model NumberD-2161I
Part NumberFH8067303534104
MarketServer, Embedded
IntroductionFebruary 7, 2018 (announced)
February 7, 2018 (launched)
Release Price$962.00
General Specs
FamilyXeon D
Frequency2,200 MHz
Turbo Frequency3,000 MHz (1 core)
Bus typeDMI 3.0
Bus rate4 × 8 GT/s
Clock multiplier22
ISAx86-64 (x86)
MicroarchitectureSkylake (server)
Core NameSkylake DE
Core SteppingM1
Process14 nm
MCPYes (2 dies)
Word Size64 bit
Max Memory512 GiB
Max SMP1-Way (Uniprocessor)
PackageFCBGA-2518 (BGA)
Dimension45 mm x 52.5 mm

Xeon D-2161I is a 64-bit 12-core high-performance x86 server microprocessor introduced by Intel in early 2018 for the dense server and edge computing market segment. Fabricated on Intel's 14 nm process based on the Skylake microarchitecture, this model operates at 2.2 GHz with a Turbo Boost of up to 3.0 GHz and a TDP of 90 W. The D-2161I supports up to 512 GiB of quad-chanel DDR4-2133 ECC memory. This model is part of Skylake DE's Edge Server and Cloud SKUs.

DIL16 Blank.svg Preliminary Data! Information presented in this article deal with a microprocessor or chip that was recently announced or leaked, thus missing information regarding its features and exact specification. Information may be incomplete and can change by final release.


Main article: Skylake § Cache

[Edit/Modify Cache Info]

hierarchy icon.svg
Cache Organization
Cache is a hardware component containing a relatively small and extremely fast memory designed to speed up the performance of a CPU by preparing ahead of time the data it needs to read from a relatively slower medium such as main memory.

The organization and amount of cache can have a large impact on the performance, power consumption, die size, and consequently cost of the IC.

Cache is specified by its size, number of sets, associativity, block size, sub-block size, and fetch and write-back policies.

Note: All units are in kibibytes and mebibytes.
L1$768 KiB
0.75 MiB
786,432 B
7.324219e-4 GiB
L1I$384 KiB
0.375 MiB
393,216 B
3.662109e-4 GiB
12x32 KiB8-way set associative 
L1D$384 KiB
0.375 MiB
393,216 B
3.662109e-4 GiB
12x32 KiB8-way set associativewrite-back

L2$12 MiB
12,288 KiB
12,582,912 B
0.0117 GiB
  12x1 MiB16-way set associativewrite-back

L3$16.5 MiB
16,896 KiB
17,301,504 B
0.0161 GiB
  12x1.375 MiB11-way set associativewrite-back

Memory controller[edit]

[Edit/Modify Memory Info]

ram icons.svg
Integrated Memory Controller
Max TypeDDR4-2133
Supports ECCYes
Max Mem512 GiB
Max Bandwidth79.47 GiB/s
138.278 GB/s
81,377.28 MiB/s
0.0776 TiB/s
0.0854 TB/s
Single 15.89 GiB/s
Double 31.78 GiB/s
Quad 63.57 GiB/s
Physical Address (PAE)46 bit


This chip incorporates 20 high-speed I/O (HSIO) lanes that may be configured as up to 20 PCIe lanes, up to 14 SATA 3.0 ports, or up to 4 USB 3.0 ports.

[Edit/Modify Expansions Info]

ide icon.svg
Expansion Options
PCIeRevision: 3.0
Max Lanes: 32
Configuration: x16, x8, x4
HSIOMax Lanes: 20


[Edit/Modify Network Info]

ethernet plug icon.svg
10GbEYes (Ports: 4)


[Edit/Modify Supported Features]

Supported x86 Extensions & Processor Features
MMXMMX Extension
EMMXExtended MMX Extension
SSEStreaming SIMD Extensions
SSE2Streaming SIMD Extensions 2
SSE3Streaming SIMD Extensions 3
SSSE3Supplemental SSE3
SSE4.1Streaming SIMD Extensions 4.1
SSE4.2Streaming SIMD Extensions 4.2
AVXAdvanced Vector Extensions
AVX2Advanced Vector Extensions 2
AVX-512Advanced Vector 512-bit (1 Unit)
AVX512FAVX-512 Foundation
AVX512CDAVX-512 Conflict Detection
AVX512BWAVX-512 Byte and Word
AVX512DQAVX-512 Double and Quad
AVX512VLAVX-512 Vector Length
ABMAdvanced Bit Manipulation
BMI1Bit Manipulation Instruction Set 1
BMI2Bit Manipulation Instruction Set 2
FMA33-Operand Fused-Multiply-Add
AESAES Encryption Instructions
RdRandHardware RNG
ADXMulti-Precision Add-Carry
CLMULCarry-less Multiplication Extension
F16C16-bit Floating Point Conversion
x86-1616-bit x86
x86-3232-bit x86
x86-6464-bit x86
RealReal Mode
ProtectedProtected Mode
SMMSystem Management Mode
FPUIntegrated x87 FPU
TBT 2.0Turbo Boost Technology 2.0
EISTEnhanced SpeedStep Technology
SSTSpeed Shift Technology
TXTTrusted Execution Technology (SMX)
vProIntel vPro
VT-xVT-x (Virtualization)
VT-dVT-d (I/O MMU virtualization)
EPTExtended Page Tables (SLAT)
TSXTransactional Synchronization Extensions
MPXMemory Protection Extensions
Secure KeySecure Key Technology
SMEPOS Guard Technology
VMDVolume Management Device
IPTIdentity Protection Technology


See also: Intel's CPU Frequency Behavior

[Modify Frequency Info]

ModeBaseTurbo Frequency/Active Cores
Normal2,200 MHz3,000 MHz3,000 MHz2,800 MHz2,800 MHz2,800 MHz2,800 MHz2,800 MHz2,800 MHz2,800 MHz2,800 MHz2,800 MHz2,800 MHz
AVX22,900 MHz2,900 MHz2,700 MHz2,700 MHz2,700 MHz2,700 MHz2,700 MHz2,700 MHz2,700 MHz2,700 MHz2,700 MHz2,700 MHz
AVX5122,800 MHz2,800 MHz2,600 MHz2,600 MHz2,500 MHz2,500 MHz2,500 MHz2,500 MHz2,200 MHz2,200 MHz2,200 MHz2,200 MHz
Facts about "Xeon D-2161I - Intel"
Has subobject
"Has subobject" is a predefined property representing a container construct and is provided by Semantic MediaWiki.
Xeon D-2161I - Intel#package + and Xeon D-2161I - Intel#pcie +
base frequency2,200 MHz (2.2 GHz, 2,200,000 kHz) +
bus links4 +
bus rate8,000 MT/s (8 GT/s, 8,000,000 kT/s) +
bus typeDMI 3.0 +
clock multiplier22 +
core count12 +
core nameSkylake DE +
core steppingM1 +
designerIntel +
die count2 +
familyXeon D +
first announcedFebruary 7, 2018 +
first launchedFebruary 7, 2018 +
full page nameintel/xeon d/d-2161i +
has advanced vector extensionstrue +
has advanced vector extensions 2true +
has advanced vector extensions 512true +
has ecc memory supporttrue +
has extended page tables supporttrue +
has featureAdvanced Encryption Standard Instruction Set Extension +, Advanced Vector Extensions +, Advanced Vector Extensions 2 +, Advanced Vector Extensions 512 +, Enhanced SpeedStep Technology +, Extended Page Tables +, Hyper-Threading Technology +, Identity Protection Technology +, Intel VT-d +, Intel VT-x +, Intel vPro Technology +, Memory Protection Extensions +, OS Guard +, Secure Key Technology +, Speed Shift Technology +, Transactional Synchronization Extensions +, Trusted Execution Technology + and Turbo Boost Technology 2.0 +
has intel enhanced speedstep technologytrue +
has intel identity protection technology supporttrue +
has intel secure key technologytrue +
has intel speed shift technologytrue +
has intel supervisor mode execution protectiontrue +
has intel trusted execution technologytrue +
has intel turbo boost technology 2 0true +
has intel vpro technologytrue +
has intel vt-d technologytrue +
has intel vt-x technologytrue +
has locked clock multipliertrue +
has second level address translation supporttrue +
has simultaneous multithreadingtrue +
has transactional synchronization extensionstrue +
has x86 advanced encryption standard instruction set extensiontrue +
instance ofmicroprocessor +
is multi-chip packagetrue +
isax86-64 +
isa familyx86 +
l1$ size0.75 MiB (768 KiB, 786,432 B, 7.324219e-4 GiB) +
l1d$ description8-way set associative +
l1d$ size0.375 MiB (384 KiB, 393,216 B, 3.662109e-4 GiB) +
l1i$ description8-way set associative +
l1i$ size0.375 MiB (384 KiB, 393,216 B, 3.662109e-4 GiB) +
l2$ description16-way set associative +
l2$ size12 MiB (12,288 KiB, 12,582,912 B, 0.0117 GiB) +
l3$ description11-way set associative +
l3$ size16.5 MiB (16,896 KiB, 17,301,504 B, 0.0161 GiB) +
ldateFebruary 7, 2018 +
main imageFile:skylake-de (front).png +
manufacturerIntel +
market segmentEmbedded + and Server +
max cpu count1 +
max hsio lanes20 +
max memory524,288 MiB (536,870,912 KiB, 549,755,813,888 B, 512 GiB, 0.5 TiB) +
max memory bandwidth79.47 GiB/s (138.278 GB/s, 81,377.28 MiB/s, 0.0776 TiB/s, 0.0854 TB/s) +
max memory channels4 +
microarchitectureSkylake (server) +
model numberD-2161I +
nameXeon D-2161I +
number of avx-512 execution units1 +
packageFCBGA-2518 +
part numberFH8067303534104 +
part ofEdge Server and Cloud SKUs +
process14 nm (0.014 μm, 1.4e-5 mm) +
release price$ 962.00 (€ 865.80, £ 779.22, ¥ 99,403.46) +
s-specSR3ZN +
seriesD-2000 +
smp max ways1 +
supported memory typeDDR4-2133 +
tdp90 W (90,000 mW, 0.121 hp, 0.09 kW) +
technologyCMOS +
thread count24 +
turbo frequency (1 core)3,000 MHz (3 GHz, 3,000,000 kHz) +
word size64 bit (8 octets, 16 nibbles) +
x86/has memory protection extensionstrue +