• intel/mcs-4/4004
  ...he first commercially available [[microprocessor]]. The 4004 was a [[4-bit architecture|4-bit CPU]], designed for use in the [[Busicom]] 141-PF printing calculator The microprocessor had a limited architecture, such as: only a 3-levels deep [[stack]], a complex memory access scheme, a
  5 KB (748 words) - 21:37, 21 November 2021
• intel/quark
  ...es, and operates at a tenth of the power. Quark was intended to be an open architecture, however this does not include licensing the core itself, but rather to all ...of Arduino boards|Arduino-compatible]] development boards featuring Intel architecture<ref>[http://efytimes.com/e1/123793/Intel-CEO-Announces-Collaboration-With-A
  4 KB (434 words) - 03:31, 15 February 2016
• intel/quark/x1000
  {{Microprocessor ...Intel. It is a single-core, single-thread, 32-bit, Pentium instruction set architecture-compatible CPU. The processor was first announced on October, 2013. The pro
  2 KB (240 words) - 03:33, 15 February 2016
• microprocessor
  {{title|Microprocessor (MPU)}} A '''microprocessor''' ('''µP''') or a '''Microprocessing Unit''' ('''MPU''') is a device that
  8 KB (1,149 words) - 00:41, 16 September 2019
• Evaluation kit
  ...f supporting components needed for an engineer to become familiar with the architecture. While its primary use is for companies to evaluate the feasibility of new
  638 bytes (94 words) - 19:53, 24 December 2013
• fairchild/pps-25
  ...icroprocessor family|family]] of [[4-bit architecture|4-bit]] multi-chip [[microprocessor]] developed by [[Fairchild]] and released in 1971/2. The PPS-25 was designe The PPS-25, Programmed Processor System - 25 Digits, was a {{arch|4}} microprocessor system intended for scientific calculations. The system was 25-digit (100-b
  2 KB (291 words) - 23:48, 10 July 2017
• hitachi/hmcs-4
  ..., a [[RAM]] chip, [[shift register]], and a [[4-bit architecture|4-bit]] [[microprocessor]]. The chipset was first produced first quarter of 1975. Hitachi appear to [[Category:4-bit microprocessor]]
  2 KB (266 words) - 00:54, 19 May 2016
• 4-bit architecture
  {{Architecture sizes}} The '''4-bit [[architecture]]''' is a [[microprocessor]] or [[computer]] architecture that has a [[datapath]] width or a highest [[operand]] width of 4 bits or a
  4 KB (580 words) - 10:37, 12 December 2020
• 1970s microprocessor chronology
  The 1970s brought the [[microprocessor]] revolution with smaller, faster, and cheaper [[integrated circuits]] pack * [[4-bit architecture]]
  3 KB (201 words) - 09:34, 21 July 2018
• adder
  ...erflow flag]] and a [[carry flag]]. Adders are used in many parts of the [[microprocessor]] such as the [[ALU]], [[program counter|PC]], [[counters]], calculating [[ adder architecture that gives an optimal number of stages from
  7 KB (948 words) - 08:01, 3 May 2016
• immediate value
  Under most [[instruction set architecture]]s, various instructions can also perform operation on constant values. For [[Category:microprocessor architecture]]
  2 KB (387 words) - 10:09, 28 August 2020
• 1-bit architecture
  {{Architecture sizes}} ...tching [[register file]] with [[registers]] width of 1 bit. Very few 1-bit architecture CPUs were commercially marketed.
  1 KB (191 words) - 15:45, 21 March 2024
• 8-bit architecture
  {{Architecture sizes}} The '''8-bit [[architecture]]''' is a [[microprocessor]] or [[computer]] architecture that has a [[datapath]] width or a highest [[operand]] width of 8 bits or a
  2 KB (232 words) - 10:18, 24 June 2017
• general instrument/sba
  The '''GI SBA''' ('''Sequential Boolean Analyzer''') was a [[microprocessor family|family]] of {{arch|1}} [[microcontroller]]s developed by [[General I == Architecture ==
  2 KB (244 words) - 00:33, 19 May 2016
• 2-bit architecture
  {{Architecture sizes}} ...2-bit architecture CPUs were commercially marketed, most were [[bit-slice microprocessor]]s.
  511 bytes (62 words) - 23:59, 16 January 2016
• 12-bit architecture
  {{Architecture sizes}} The '''12-bit [[architecture]]''' is a [[microprocessor]] or [[computer]] architecture that has a [[datapath]] width or a highest [[operand]] width of 12 bits or
  679 bytes (83 words) - 14:36, 7 October 2016
• 16-bit architecture
  {{Architecture sizes}} The '''16-bit [[architecture]]''' is a [[microprocessor]] or [[computer]] architecture that has a [[datapath]] width or a highest [[operand]] width of 16 bits or
  1 KB (135 words) - 13:16, 20 July 2018
• bit-slice microprocessor
  {{title|Bit-Slice Microprocessor (BSM)}} .... [[10-bit architecture|10-bit]], [[12-bit architecture|12-bit]], [[18-bit architecture|18-bit]]). A notable advantage of a BSM over discrete logic components is t
  2 KB (253 words) - 07:12, 13 March 2019
• 20-bit architecture
  {{Architecture sizes}} The '''20-bit [[architecture]]''' is a [[microprocessor]] or [[computer]] architecture that has a [[datapath]] width or a highest [[operand]] width of 20 bits or
  410 bytes (50 words) - 00:02, 17 January 2016
• amd/am2900
  ...of 2nd sources, and good marketing allowed AMD to dominate the [[bit-slice microprocessor|bit-slice]] market. The Am2900 family became very popular then and was used ...ion designed a bit later to provide a more sophisticated 3-port, 3-address architecture, including 7 additional operations to support multiplication and division.
  9 KB (1,061 words) - 22:55, 18 June 2019

View (previous 20 | next 20) (20 | 50 | 100 | 250 | 500)