-
WikiChip
WikiChip
-
Architectures
Popular x86
-
Intel
- Client
- Server
- Big Cores
- Small Cores
-
AMD
Popular ARM
-
ARM
- Server
- Big
- Little
-
Cavium
-
Samsung
-
-
Chips
Popular Families
-
Ampere
-
Apple
-
Cavium
-
HiSilicon
-
MediaTek
-
NXP
-
Qualcomm
-
Renesas
-
Samsung
-
From WikiChip
User contributions
- 12:33, 21 June 2025 (diff | hist) . . (+1,745) . . 3 nm lithography process (updated 3nm data with confrence paper data, actual dates, and high level teardown information)
- 11:19, 21 June 2025 (diff | hist) . . (+59) . . 10 nm lithography process (cleaned up dates and added intel 7 to the intel 10nm family table.)
- 11:17, 21 June 2025 (diff | hist) . . (-110) . . 7 nm lithography process (corrected dates and cleared up some wording for the intel 7 section. Also corrected SMIC 7nm to be DUV not EUV. Could not correct the 7nm comp table to DUV and P1274 though since it is inaccessable.)
- 11:04, 21 June 2025 (diff | hist) . . (+149) . . 10 nm lithography process (→10 nm process nodes)