Semiconductor & Computer Engineering
From WikiChip
Difference between revisions of "vti/vl86cx/vy86c710"
(→Documents) |
|||
| Line 29: | Line 29: | ||
|max memory=4 GiB | |max memory=4 GiB | ||
|max memory addr=0xFFFFFFFF | |max memory addr=0xFFFFFFFF | ||
| − | |power= | + | |power=425 mW |
| − | |v core= | + | |v core=5 V |
|v core tolerance=10 % | |v core tolerance=10 % | ||
|tstorage min=-65 °C | |tstorage min=-65 °C | ||
| Line 38: | Line 38: | ||
|package module 1={{packages/vti/tqfp-144}} | |package module 1={{packages/vti/tqfp-144}} | ||
}} | }} | ||
| − | '''VY86C710''' is a {{arch|32}} [[ARM]] microprocessor designed by [[arm holdings|ARM]] and introduce by [[vti|VTI]] in [[1994]]. This processor is based on the {{armh|ARM7|l=arch}} microarchitecture ({{armh|ARM710|l=core}} core) and is manufactured on [[VLSI Technology|VLSI]]'s [[0.5 µm process]] and operating at | + | '''VY86C710''' is a {{arch|32}} [[ARM]] microprocessor designed by [[arm holdings|ARM]] and introduce by [[vti|VTI]] in [[1994]]. This processor is based on the {{armh|ARM7|l=arch}} microarchitecture ({{armh|ARM710|l=core}} core) and is manufactured on [[VLSI Technology|VLSI]]'s [[0.5 µm process]] and operating at 40 MHz. |
| − | According to ARM, this processor had the performance of | + | According to ARM, this processor had the performance of 38 Dhrystone (2.2) MIPS for a 85 DMIPS/Watt. |
== Cache == | == Cache == | ||
| Line 50: | Line 50: | ||
|l1 policy=write-through | |l1 policy=write-through | ||
}} | }} | ||
| − | |||
| − | |||
| − | |||
Revision as of 16:36, 1 July 2017
Template:mpu VY86C710 is a 32-bit ARM microprocessor designed by ARM and introduce by VTI in 1994. This processor is based on the ARM7 microarchitecture (ARM710 core) and is manufactured on VLSI's 0.5 µm process and operating at 40 MHz.
According to ARM, this processor had the performance of 38 Dhrystone (2.2) MIPS for a 85 DMIPS/Watt.
Cache
- Main article: ARM7 § Cache
 |
Cache Organization
Cache is a hardware component containing a relatively small and extremely fast memory designed to speed up the performance of a CPU by preparing ahead of time the data it needs to read from a relatively slower medium such as main memory. The organization and amount of cache can have a large impact on the performance, power consumption, die size, and consequently cost of the IC. Cache is specified by its size, number of sets, associativity, block size, sub-block size, and fetch and write-back policies. Note: All units are in kibibytes and mebibytes. |
|||||||
|
||||||||
Facts about "VY86C710 - VTI"
| l1$ description | 64-way set associative + |
| l1$ size | 8 KiB (8,192 B, 0.00781 MiB) + |
