Semiconductor & Computer Engineering
From WikiChip
Difference between revisions of "vti/vl86cx/vy86c610c"
| Line 31: | Line 31: | ||
|max memory=4 GiB | |max memory=4 GiB | ||
|max memory addr=0xFFFFFFFF | |max memory addr=0xFFFFFFFF | ||
| + | |power=0.5 W | ||
|v core=5 V | |v core=5 V | ||
|v core tolerance=5 % | |v core tolerance=5 % | ||
Revision as of 14:23, 1 July 2017
Template:mpu VY86C610C is a 32-bit ARM microprocessor designed by ARM and introduce by VTI in 1994. This processor is based on the ARM6 microarchitecture (ARM610 core). This chip is an enhanced version of the original VY86C610, manufactured on VLSI's 0.6 µm process and operating at 33 MHz.
Cache
- Main article: ARM6 § Cache
 |
Cache Organization
Cache is a hardware component containing a relatively small and extremely fast memory designed to speed up the performance of a CPU by preparing ahead of time the data it needs to read from a relatively slower medium such as main memory. The organization and amount of cache can have a large impact on the performance, power consumption, die size, and consequently cost of the IC. Cache is specified by its size, number of sets, associativity, block size, sub-block size, and fetch and write-back policies. Note: All units are in kibibytes and mebibytes. |
|||||||
|
||||||||
Datasheet
- VY86C610 Datasheet, September 1993
Facts about "VY86C610C - VTI"
| l1$ description | 64-way set associative + |
| l1$ size | 4 KiB (4,096 B, 0.00391 MiB) + |