From WikiChip
Example Modules - Verilog
< verilog
Revision as of 14:16, 27 March 2018 by David (talk | contribs) (Created page with "{{verilog title|Example Modules}}{{verilog guide}} Below is a list of example {{\\|modules}}. == Examples == {| class="wikitable" |- ! Module !! Description |- | {{\|Adder}}...")
(diff) ← Older revision | Latest revision (diff) | Newer revision → (diff)

Basics
Language
Gate Level Modeling
Behavioral Modeling
Testing
Modules
v · d · e

Below is a list of example modules.

Examples

Module Description
Adder
ALU
Counters
8-bit counter
LFSR counter
Memory
Single-port RAM
Dual-port RAM
Retrieved from "https://en.wikichip.org/w/index.php?title=verilog/example_modules&oldid=75538"