From WikiChip
Exynos - Samsung
< samsung
Revision as of 15:58, 26 February 2017 by David (talk | contribs) (Created page with "{{samsung title|Exynos}} {{ic family | title = Samsung Exynos | image = File:samsung exynos logo.png | caption = Exynos Logo | developer...")
(diff) ← Older revision | Latest revision (diff) | Newer revision → (diff)

Samsung Exynos
samsung exynos logo.png
Exynos Logo
Developer Samsung, ARM Holdings
Manufacturer Samsung
Type System on Chips
Architecture ARM performance processors
ISA ARMv7, ARMv8
µarch Cortex-A7, Cortex-A8, Cortex-A9, Cortex-A15, Cortex-A53, Cortex-A57, Mongoose M1, Mongoose M2
Word size 32 bit
4 octets
8 nibbles
, 64 bit
8 octets
16 nibbles
Process 45 nm
0.045 μm
4.5e-5 mm
, 32 nm
0.032 μm
3.2e-5 mm
, 28 nm
0.028 μm
2.8e-5 mm
, 20 nm
0.02 μm
2.0e-5 mm
, 14 nm
0.014 μm
1.4e-5 mm
, 10 nm
0.01 μm
1.0e-5 mm
Technology CMOS
Clock 1,000 MHz-2,500 MHz
Succession
S3

Exynos is a family of performance 32-bit and 64-bit ARM processors introduced by Samsung for the mobile market.

Facts about "Exynos - Samsung"
designerSamsung + and ARM Holdings +
full page namesamsung/exynos +
instance ofsystem on a chip family +
instruction set architectureARMv7 + and ARMv8 +
main designerSamsung +
manufacturerSamsung +
microarchitectureCortex-A7 +, Cortex-A8 +, Cortex-A9 +, Cortex-A15 +, Cortex-A53 +, Cortex-A57 +, Mongoose M1 + and Mongoose M2 +
nameSamsung Exynos +
process45 nm (0.045 μm, 4.5e-5 mm) +, 32 nm (0.032 μm, 3.2e-5 mm) +, 28 nm (0.028 μm, 2.8e-5 mm) +, 20 nm (0.02 μm, 2.0e-5 mm) +, 14 nm (0.014 μm, 1.4e-5 mm) + and 10 nm (0.01 μm, 1.0e-5 mm) +
technologyCMOS +
word size32 bit (4 octets, 8 nibbles) + and 64 bit (8 octets, 16 nibbles) +