From WikiChip
Revision as of 03:21, 11 December 2017 by David (talk | contribs)

Instruction Set Architecture
Base Variants(base)
Standard Extensions(all)

v · d · e

RISC-V (pronounced risk-five) is a free and open instruction set architecture standardized by the RISC-V Foundation that is specifically designed to enable configurability, modularity, and extensibility. RISC-V is not designed to replace prominent ISAs such as x86 and ARM, but rather to provide a foundation for emerging classes of processors and accelerators that require a base ISA on top of which additional functionality can be added.