From WikiChip
Editing marvell/armada/610
Warning: You are not logged in. Your IP address will be publicly visible if you make any edits. If you log in or create an account, your edits will be attributed to your username, along with other benefits.
The edit can be undone.
Please check the comparison below to verify that this is what you want to do, and then save the changes below to finish undoing the edit.
This page supports semantic in-text annotations (e.g. "[[Is specified as::World Heritage Site]]") to build structured and queryable content provided by Semantic MediaWiki. For a comprehensive description on how to use annotations or the #ask parser function, please have a look at the getting started, in-text annotation, or inline queries help pages.
Latest revision | Your text | ||
Line 15: | Line 15: | ||
| market = Mobile | | market = Mobile | ||
| first announced = October 19, 2009 | | first announced = October 19, 2009 | ||
− | | first launched = | + | | first launched = 2010 |
| last order = | | last order = | ||
| last shipment = | | last shipment = | ||
Line 83: | Line 83: | ||
| package 0 length = 21 mm | | package 0 length = 21 mm | ||
}} | }} | ||
− | '''ARMADA 610''' was a {{arch|32}} [[ARM]] microprocessor introduced by [[Marvell]] in | + | '''ARMADA 610''' was a {{arch|32}} [[ARM]] microprocessor introduced by [[Marvell]] in 2009. This processor, which is based on Marvell's {{marvell|Sheeva PJ4|l=arch}} microarchitecture, operated at 1 GHz and supported up to 2 GiB of DDR3-1066 memory. The ARMADA 610 also integrated a [[Vivante]] {{vivante|GC860}} [[IGP]] as well as an [[EPD]] display controller which eliminates page turn lag. |
== Cache == | == Cache == |
Facts about "ARMADA 610 - Marvell"
base frequency | 1,000 MHz (1 GHz, 1,000,000 kHz) + |
core count | 1 + |
core name | Sheeva PJ4 + |
designer | Marvell + |
family | ARMADA 600 + |
first announced | October 19, 2009 + |
first launched | January 5, 2010 + |
full page name | marvell/armada/610 + |
has ecc memory support | false + |
instance of | microprocessor + |
integrated gpu | GC860 + |
integrated gpu designer | Vivante + |
io voltage | 1.5 V (15 dV, 150 cV, 1,500 mV) +, 3 V (30 dV, 300 cV, 3,000 mV) + and 3.3 V (33 dV, 330 cV, 3,300 mV) + |
io voltage tolerance | 0.3 V + |
isa | ARMv5 + and ARMv6 + |
isa family | ARM + |
l1$ size | 64 KiB (65,536 B, 0.0625 MiB) + |
l1d$ size | 32 KiB (32,768 B, 0.0313 MiB) + |
l1i$ size | 32 KiB (32,768 B, 0.0313 MiB) + |
l2$ size | 0.25 MiB (256 KiB, 262,144 B, 2.441406e-4 GiB) + |
ldate | January 5, 2010 + |
manufacturer | TSMC + |
market segment | Mobile + |
max cpu count | 1 + |
max memory | 2,048 MiB (2,097,152 KiB, 2,147,483,648 B, 2 GiB, 0.00195 TiB) + |
max memory bandwidth | 7.942 GiB/s (8,132.608 MiB/s, 8.528 GB/s, 8,527.658 MB/s, 0.00776 TiB/s, 0.00853 TB/s) + |
max memory channels | 1 + |
microarchitecture | Sheeva PJ4 + |
model number | 610 + |
name | ARMADA 610 + |
part number | 88AP610 + |
platform | ARMADA + |
process | 55 nm (0.055 μm, 5.5e-5 mm) + |
series | 600 + |
smp max ways | 1 + |
supported memory type | DDR2-800 + and DDR3-1066 + |
thread count | 1 + |
word size | 32 bit (4 octets, 8 nibbles) + |