From WikiChip
Editing intel/xeon gold/6134

Warning: You are not logged in. Your IP address will be publicly visible if you make any edits. If you log in or create an account, your edits will be attributed to your username, along with other benefits.

The edit can be undone. Please check the comparison below to verify that this is what you want to do, and then save the changes below to finish undoing the edit.

This page supports semantic in-text annotations (e.g. "[[Is specified as::World Heritage Site]]") to build structured and queryable content provided by Semantic MediaWiki. For a comprehensive description on how to use annotations or the #ask parser function, please have a look at the getting started, in-text annotation, or inline queries help pages.

Latest revision Your text
Line 1: Line 1:
 
{{intel title|Xeon Gold 6134}}
 
{{intel title|Xeon Gold 6134}}
{{chip
+
{{mpu
 +
|future=Yes
 
|name=Xeon Gold 6134
 
|name=Xeon Gold 6134
 +
|no image=Yes
 
|image=skylake sp (basic).png
 
|image=skylake sp (basic).png
 
|designer=Intel
 
|designer=Intel
Line 9: Line 11:
 
|part number 2=CD8067303330302
 
|part number 2=CD8067303330302
 
|s-spec=SR3AR
 
|s-spec=SR3AR
|s-spec qs=QMRL
 
 
|market=Server
 
|market=Server
 
|first announced=April 25, 2017
 
|first announced=April 25, 2017
Line 15: Line 16:
 
|release price=$2214.00
 
|release price=$2214.00
 
|family=Xeon Gold
 
|family=Xeon Gold
|series=6100
+
|series=6000
 
|locked=Yes
 
|locked=Yes
 
|frequency=3,200 MHz
 
|frequency=3,200 MHz
Line 23: Line 24:
 
|bus rate=8 GT/s
 
|bus rate=8 GT/s
 
|clock multiplier=32
 
|clock multiplier=32
|cpuid=0x50654
 
 
|isa=x86-64
 
|isa=x86-64
 
|isa family=x86
 
|isa family=x86
|microarch=Skylake (server)
+
|microarch=Skylake
 
|platform=Purley
 
|platform=Purley
 
|chipset=Lewisburg
 
|chipset=Lewisburg
Line 34: Line 34:
 
|process=14 nm
 
|process=14 nm
 
|technology=CMOS
 
|technology=CMOS
 +
|die area=<!-- XX mm² -->
 
|word size=64 bit
 
|word size=64 bit
 
|core count=8
 
|core count=8
 
|thread count=16
 
|thread count=16
 +
|max cpus=4
 
|max memory=768 GiB
 
|max memory=768 GiB
|max cpus=4
+
|v core tolerance=<!-- OR ... -->
|smp interconnect=UPI
+
|v io 2=<!-- OR ... -->
|smp interconnect links=3
 
|smp interconnect rate=10.4 GT/s
 
 
|tdp=130 W
 
|tdp=130 W
 +
|temp min=<!-- use TJ/TC whenever possible instead -->
 +
|tjunc min=<!-- .. °C -->
 
|tcase min=0 °C
 
|tcase min=0 °C
 
|tcase max=79 °C
 
|tcase max=79 °C
|dts min=0 °C
+
|package module 1={{packages/intel/fclga-3647}}
|dts max=100 °C
+
|package module 2=<!-------- USE ONLY IF MUST, OTHERWISE TRY TO USE MODULE ABOVE -------------->
|package name 1=intel,fclga_3647
+
|turbo frequency=Yes
|successor=Xeon Gold 6234
 
|successor link=intel/xeon_gold/6234
 
 
}}
 
}}
'''Xeon Gold 6134''' is a {{arch|64}} [[octa-core]] [[x86]] multi-socket high performance server microprocessor introduced by [[Intel]] in mid-2017. This chip supports up to 4-way multiprocessing. The Gold 6134, which is based on the server configuration of the {{intel|Skylake (server)|Skylake|l=arch}} microarchitecture and is manufactured on a [[14 nm process|14 nm+ process]], sports 2 {{x86|AVX-512}} [[FMA]] units as well as three {{intel|Ultra Path Interconnect}} links. This microprocessor, which operates at 3.2 GHz with a TDP of 130 W and a {{intel|turbo boost}} frequency of up to 3.7 GHz, supports up 768 GiB of hexa-channel DDR4-2666 ECC memory.
+
'''Xeon Gold 6134''' is a {{arch|64}} [[x86]] high-performance server [[octadeca-core]] [[multiprocessor]] set to be introduced by [[Intel]] in the second quarter of 2017. This processor is based on the server configuration of the {{intel|Skylake|l=arch}} microarchitecture (a {{intel|Skylake SP|l=core}} core) and is manufactured on Intel's [[14 nm process]]. The 6134 operates at 3.2 GHz with a TDP of 130 W and a {{intel|Turbo Boost|turbo frequency}} of 3.7 GHz for a single core.
 +
 
 +
 
 +
{{unknown features}}
  
 
== Cache ==
 
== Cache ==
{{main|intel/microarchitectures/skylake_(server)#Memory_Hierarchy|l1=Skylake § Cache}}
+
{{main|intel/microarchitectures/skylake#Memory_Hierarchy|l1=Skylake § Cache}}
The Xeon Gold 6134 features a considerably larger non-default 24.75 MiB of [[L3]], a size that would normally be found on an 18-core part.
 
 
{{cache size
 
{{cache size
|l1 cache=512 KiB
+
|l1 cache=1.125 MiB
|l1i cache=256 KiB
+
|l1i cache=576 KiB
|l1i break=8x32 KiB
+
|l1i break=18x32 KiB
 
|l1i desc=8-way set associative
 
|l1i desc=8-way set associative
|l1d cache=256 KiB
+
|l1d cache=576 KiB
|l1d break=8x32 KiB
+
|l1d break=18x32 KiB
 
|l1d desc=8-way set associative
 
|l1d desc=8-way set associative
 
|l1d policy=write-back
 
|l1d policy=write-back
|l2 cache=8 MiB
+
|l2 cache=18 MiB
|l2 break=8x1 MiB
+
|l2 break=18x1 MiB
 
|l2 desc=16-way set associative
 
|l2 desc=16-way set associative
 
|l2 policy=write-back
 
|l2 policy=write-back
Line 79: Line 81:
 
|type=DDR4-2666
 
|type=DDR4-2666
 
|ecc=Yes
 
|ecc=Yes
|max mem=768 GiB
+
|max mem=
|controllers=2
+
|controllers=1
 
|channels=6
 
|channels=6
 
|max bandwidth=119.21 GiB/s
 
|max bandwidth=119.21 GiB/s
|bandwidth schan=19.87 GiB/s
+
|bandwidth schan=19.89 GiB/s
|bandwidth dchan=39.74 GiB/s
+
|bandwidth dchan=39.72 GiB/s
 
|bandwidth qchan=79.47 GiB/s
 
|bandwidth qchan=79.47 GiB/s
 
|bandwidth hchan=119.21 GiB/s
 
|bandwidth hchan=119.21 GiB/s
}}
 
 
== Expansions ==
 
{{expansions
 
| pcie revision      = 3.0
 
| pcie lanes        = 48
 
| pcie config        = x16
 
| pcie config 2      = x8
 
| pcie config 3      = x4
 
 
}}
 
}}
  
Line 119: Line 112:
 
|avx=Yes
 
|avx=Yes
 
|avx2=Yes
 
|avx2=Yes
|avx512f=Yes
+
 
|avx512cd=Yes
 
|avx512er=No
 
|avx512pf=No
 
|avx512bw=Yes
 
|avx512dq=Yes
 
|avx512vl=Yes
 
|avx512ifma=No
 
|avx512vbmi=No
 
|avx5124fmaps=No
 
|avx5124vnniw=No
 
|avx512vpopcntdq=No
 
 
|abm=Yes
 
|abm=Yes
 
|tbm=No
 
|tbm=No
Line 145: Line 127:
 
|f16c=Yes
 
|f16c=Yes
 
|tbt1=No
 
|tbt1=No
|tbt2=Yes
+
|tbt2=No
 
|tbmt3=No
 
|tbmt3=No
 
|bpt=No
 
|bpt=No
 
|eist=Yes
 
|eist=Yes
|sst=Yes
+
|sst=No
 
|flex=No
 
|flex=No
 
|fastmem=No
 
|fastmem=No
|ivmd=Yes
 
|intelnodecontroller=Yes
 
|intelnode=Yes
 
|kpt=Yes
 
|ptt=Yes
 
|intelrunsure=Yes
 
|mbe=Yes
 
 
|isrt=No
 
|isrt=No
 
|sba=No
 
|sba=No
Line 166: Line 141:
 
|ipt=No
 
|ipt=No
 
|tsx=Yes
 
|tsx=Yes
|txt=Yes
+
|txt=No
 
|ht=Yes
 
|ht=Yes
 
|vpro=Yes
 
|vpro=Yes
Line 172: Line 147:
 
|vtd=Yes
 
|vtd=Yes
 
|ept=Yes
 
|ept=Yes
|mpx=No
+
|mpx=Yes
 
|sgx=No
 
|sgx=No
 
|securekey=No
 
|securekey=No
|osguard=No
+
|osguard=Yes
 
|3dnow=No
 
|3dnow=No
 
|e3dnow=No
 
|e3dnow=No
Line 182: Line 157:
 
|amdvi=No
 
|amdvi=No
 
|amdv=No
 
|amdv=No
|amdsme=No
 
|amdtsme=No
 
|amdsev=No
 
 
|rvi=No
 
|rvi=No
 
|smt=No
 
|smt=No
Line 190: Line 162:
 
|xfr=No
 
|xfr=No
 
}}
 
}}
 
== Frequencies ==
 
{{see also|intel/frequency_behavior|l1=Intel's CPU Frequency Behavior}}
 
{{frequency table
 
|freq_base=3,200 MHz
 
|freq_1=3,700 MHz
 
|freq_2=3,700 MHz
 
|freq_3=3,700 MHz
 
|freq_4=3,700 MHz
 
|freq_5=3,700 MHz
 
|freq_6=3,700 MHz
 
|freq_7=3,700 MHz
 
|freq_8=3,700 MHz
 
|freq_avx2_base=2,700 MHz
 
|freq_avx2_1=3,600 MHz
 
|freq_avx2_2=3,600 MHz
 
|freq_avx2_3=3,400 MHz
 
|freq_avx2_4=3,400 MHz
 
|freq_avx2_5=3,400 MHz
 
|freq_avx2_6=3,400 MHz
 
|freq_avx2_7=3,400 MHz
 
|freq_avx2_8=3,400 MHz
 
|freq_avx512_base=2,100 MHz
 
|freq_avx512_1=3,500 MHz
 
|freq_avx512_2=3,500 MHz
 
|freq_avx512_3=3,300 MHz
 
|freq_avx512_4=3,300 MHz
 
|freq_avx512_5=2,700 MHz
 
|freq_avx512_6=2,700 MHz
 
|freq_avx512_7=2,700 MHz
 
|freq_avx512_8=2,700 MHz
 
}}
 
 
== Benchmarks ==
 
{{benchmarks main
 
|
 
{{benchmark entry|type=spec_cpu2017|test_link=https://www.spec.org/cpu2017/results/res2017q4/cpu2017-20171031-00322.html|test_timestamp=2017-10-29 15:10:57-0400|chip_count=2|core_count=16|copies_count=32|vendor=HPE|system=ProLiant DL360 Gen10 (3.20 GHz, Intel Xeon Gold 6134)|SPECrate2017_int_base=106|SPECrate2017_int_peak=}}
 
{{benchmark entry|type=spec_cpu2017|test_link=https://www.spec.org/cpu2017/results/res2017q4/cpu2017-20171031-00325.html|test_timestamp=2017-10-30 01:48:09-0400|chip_count=2|core_count=16|copies_count=32|vendor=HPE|system=ProLiant DL360 Gen10 (3.20 GHz, Intel Xeon Gold 6134)|SPECrate2017_fp_base=123|SPECrate2017_fp_peak=}}
 
}}
 
 
[[Category:microprocessor models by intel based on skylake extreme core count die]]
 

Please note that all contributions to WikiChip may be edited, altered, or removed by other contributors. If you do not want your writing to be edited mercilessly, then do not submit it here.
You are also promising us that you wrote this yourself, or copied it from a public domain or similar free resource (see WikiChip:Copyrights for details). Do not submit copyrighted work without permission!

Cancel | Editing help (opens in new window)
Has subobject
"Has subobject" is a predefined property representing a container construct and is provided by Semantic MediaWiki.
Xeon Gold 6134 - Intel +, Xeon Gold 6134 - Intel + and Xeon Gold 6134 - Intel#io +
base frequency3,200 MHz (3.2 GHz, 3,200,000 kHz) +
bus links4 +
bus rate8,000 MT/s (8 GT/s, 8,000,000 kT/s) +
bus typeDMI 3.0 +
chipsetLewisburg +
clock multiplier32 +
core count8 +
core family6 +
core nameSkylake SP +
core steppingH0 +
cpuid0x50654 +
designerIntel +
familyXeon Gold +
first announcedApril 25, 2017 +
first launchedJuly 11, 2017 +
full page nameintel/xeon gold/6134 +
has advanced vector extensionstrue +
has advanced vector extensions 2true +
has advanced vector extensions 512true +
has ecc memory supporttrue +
has extended page tables supporttrue +
has featureAdvanced Vector Extensions +, Advanced Vector Extensions 2 +, Advanced Encryption Standard Instruction Set Extension +, Hyper-Threading Technology +, Enhanced SpeedStep Technology +, Intel vPro Technology +, Intel VT-x +, Intel VT-d +, Transactional Synchronization Extensions +, Turbo Boost Technology 2.0 +, Speed Shift Technology +, Trusted Execution Technology +, Extended Page Tables + and Advanced Vector Extensions 512 +
has intel enhanced speedstep technologytrue +
has intel speed shift technologytrue +
has intel trusted execution technologytrue +
has intel turbo boost technology 2 0true +
has intel vpro technologytrue +
has intel vt-d technologytrue +
has intel vt-x technologytrue +
has locked clock multipliertrue +
has second level address translation supporttrue +
has simultaneous multithreadingtrue +
has transactional synchronization extensionstrue +
has x86 advanced encryption standard instruction set extensiontrue +
instance ofmicroprocessor +
isax86-64 +
isa familyx86 +
l1$ size512 KiB (524,288 B, 0.5 MiB) +
l1d$ description8-way set associative +
l1d$ size256 KiB (262,144 B, 0.25 MiB) +
l1i$ description8-way set associative +
l1i$ size256 KiB (262,144 B, 0.25 MiB) +
l2$ description16-way set associative +
l2$ size8 MiB (8,192 KiB, 8,388,608 B, 0.00781 GiB) +
l3$ description11-way set associative +
l3$ size24.75 MiB (25,344 KiB, 25,952,256 B, 0.0242 GiB) +
ldateJuly 11, 2017 +
main imageFile:skylake sp (basic).png +
manufacturerIntel +
market segmentServer +
max case temperature352.15 K (79 °C, 174.2 °F, 633.87 °R) +
max cpu count4 +
max dts temperature100 °C +
max memory786,432 MiB (805,306,368 KiB, 824,633,720,832 B, 768 GiB, 0.75 TiB) +
max memory bandwidth119.21 GiB/s (122,071.04 MiB/s, 128.001 GB/s, 128,000.763 MB/s, 0.116 TiB/s, 0.128 TB/s) +
max memory channels6 +
max pcie lanes48 +
microarchitectureSkylake (server) +
min case temperature273.15 K (0 °C, 32 °F, 491.67 °R) +
min dts temperature0 °C +
model number6134 +
nameXeon Gold 6134 +
packageFCLGA-3647 +
part numberCD8067303330302 + and BX806736134 +
platformPurley +
process14 nm (0.014 μm, 1.4e-5 mm) +
release price$ 2,214.00 (€ 1,992.60, £ 1,793.34, ¥ 228,772.62) +
s-specSR3AR +
s-spec (qs)QMRL +
series6100 +
smp interconnectUPI +
smp interconnect links3 +
smp interconnect rate10.4 GT/s +
smp max ways4 +
socketSocket P + and LGA-3647 +
supported memory typeDDR4-2666 +
tdp130 W (130,000 mW, 0.174 hp, 0.13 kW) +
technologyCMOS +
thread count16 +
turbo frequency (1 core)3,700 MHz (3.7 GHz, 3,700,000 kHz) +
word size64 bit (8 octets, 16 nibbles) +