From WikiChip
Difference between revisions of "intel/xeon e5/e5-2697 v4"
< intel‎ | xeon e5

(Created page with "{{intel title|Xeon E5-2697 v4}} {{mpu | name = Xeon E5-2697 v4 | no image = Yes | image = | image size = | caption...")
 
(+cache)
Line 84: Line 84:
 
}}
 
}}
 
The '''Xeon E5-2697 v4''' is a {{arch|64}} [[octadeca-core]] [[x86]] microprocessor introduced by [[Intel]] in 2016. This server MPU is designed for segment-optimized 2S environments (2U Square form factors). Operating at 2.3 GHz with a {{intel|turbo boost}} frequency of 3.6 GHz for a single active core, this MPU has a TDP of 145 W and is manufactured on a [[14 nm process]] (based on {{intel|Broadwell|l=arch}}).
 
The '''Xeon E5-2697 v4''' is a {{arch|64}} [[octadeca-core]] [[x86]] microprocessor introduced by [[Intel]] in 2016. This server MPU is designed for segment-optimized 2S environments (2U Square form factors). Operating at 2.3 GHz with a {{intel|turbo boost}} frequency of 3.6 GHz for a single active core, this MPU has a TDP of 145 W and is manufactured on a [[14 nm process]] (based on {{intel|Broadwell|l=arch}}).
 +
 +
== Cache ==
 +
{{main|intel/microarchitectures/broadwell#Memory_Hierarchy|l1=Broadwell § Cache}}
 +
{{cache info
 +
|l1i cache=576 KiB
 +
|l1i break=18x32 KiB
 +
|l1i desc=8-way set associative
 +
|l1i extra=(per core, write-back)
 +
|l1d cache=576 KiB
 +
|l1d break=18x32 KiB
 +
|l1d desc=8-way set associative
 +
|l1d extra=(per core, write-back)
 +
|l2 cache=4.5 MiB
 +
|l2 break=18x256 KiB
 +
|l2 desc=8-way set associative
 +
|l2 extra=(per core, write-back)
 +
|l3 cache=45 MiB
 +
|l3 break=18x2.5 MiB
 +
|l3 desc=20-way set associative
 +
|l3 extra=(shared, per core, write-back)
 +
}}

Revision as of 04:07, 3 November 2016

Template:mpu The Xeon E5-2697 v4 is a 64-bit octadeca-core x86 microprocessor introduced by Intel in 2016. This server MPU is designed for segment-optimized 2S environments (2U Square form factors). Operating at 2.3 GHz with a turbo boost frequency of 3.6 GHz for a single active core, this MPU has a TDP of 145 W and is manufactured on a 14 nm process (based on Broadwell).

Cache

Main article: Broadwell § Cache
Cache Info [Edit Values]
L1I$ 576 KiB
589,824 B
0.563 MiB
18x32 KiB 8-way set associative (per core, write-back)
L1D$ 576 KiB
589,824 B
0.563 MiB
18x32 KiB 8-way set associative (per core, write-back)
L2$ 4.5 MiB
4,608 KiB
4,718,592 B
0.00439 GiB
18x256 KiB 8-way set associative (per core, write-back)
L3$ 45 MiB
46,080 KiB
47,185,920 B
0.0439 GiB
18x2.5 MiB 20-way set associative (shared, per core, write-back)
Retrieved from "https://en.wikichip.org/w/index.php?title=intel/xeon_e5/e5-2697_v4&oldid=26447"
Facts about "Xeon E5-2697 v4 - Intel"
RDF feed
Has subobject
"Has subobject" is a predefined property representing a container construct and is provided by Semantic MediaWiki.
Xeon E5-2697 v4 - Intel#io +
base frequency2,300 MHz (2.3 GHz, 2,300,000 kHz) +
bus links2 +
bus rate9,600 MT/s (9.6 GT/s, 9,600,000 kT/s) +
bus speed4,800 MHz (4.8 GHz, 4,800,000 kHz) +
bus typeQPI +
chipsetC610 Series +
clock multiplier23 +
core count18 +
core family6 +
core model4F +
core nameBroadwell EP +
core steppingB0 +
core voltage1.82 V (18.2 dV, 182 cV, 1,820 mV) +
cpuid406F1 +
designerIntel +
die area456.12 mm² (0.707 in², 4.561 cm², 456,120,000 µm²) +
familyXeon E5 +
first announcedJune 20, 2016 +
first launchedJune 20, 2016 +
full page nameintel/xeon e5/e5-2697 v4 +
has advanced vector extensionstrue +
has advanced vector extensions 2true +
has extended page tables supporttrue +
has featureTrusted Execution Technology +, Transactional Synchronization Extensions +, Intel vPro Technology +, Hyper-Threading Technology +, Turbo Boost Technology 2.0 +, Advanced Vector Extensions +, Advanced Vector Extensions 2 +, Advanced Encryption Standard Instruction Set Extension +, Enhanced SpeedStep Technology + and Extended Page Tables +
has intel enhanced speedstep technologytrue +
has intel trusted execution technologytrue +
has intel turbo boost technology 2 0true +
has intel vpro technologytrue +
has locked clock multipliertrue +
has second level address translation supporttrue +
has simultaneous multithreadingtrue +
has transactional synchronization extensionstrue +
has x86 advanced encryption standard instruction set extensiontrue +
instance ofmicroprocessor +
io voltage1.2 V (12 dV, 120 cV, 1,200 mV) +
io voltage tolerance3% +
l1d$ description8-way set associative +
l1d$ size576 KiB (589,824 B, 0.563 MiB) +
l1i$ description8-way set associative +
l1i$ size576 KiB (589,824 B, 0.563 MiB) +
l2$ description8-way set associative +
l2$ size4.5 MiB (4,608 KiB, 4,718,592 B, 0.00439 GiB) +
l3$ description20-way set associative +
l3$ size45 MiB (46,080 KiB, 47,185,920 B, 0.0439 GiB) +
ldateJune 20, 2016 +
manufacturerIntel +
market segmentServer +
max case temperature352.15 K (79 °C, 174.2 °F, 633.87 °R) +
max cpu count2 +
max memory1,572,864 MiB (1,610,612,736 KiB, 1,649,267,441,664 B, 1,536 GiB, 1.5 TiB) +
max pcie lanes40 +
max storage temperature398.15 K (125 °C, 257 °F, 716.67 °R) +
microarchitectureBroadwell +
min case temperature273.15 K (0 °C, 32 °F, 491.67 °R) +
min storage temperature248.15 K (-25 °C, -13 °F, 446.67 °R) +
model numberE5-2697 v4 +
nameXeon E5-2697 v4 +
part numberCM8066002023907 +
platformGrantley EP 2S +
process14 nm (0.014 μm, 1.4e-5 mm) +
release price$ 2,702.00 (€ 2,431.80, £ 2,188.62, ¥ 279,197.66) +
s-specSR2JV +
s-spec (qs)QK7L +
seriesE5-2000 +
smp max ways2 +
tdp145 W (145,000 mW, 0.194 hp, 0.145 kW) +
technologyCMOS +
thread count36 +
transistor count7,200,000,000 +
turbo frequency (10 cores)2,800 MHz (2.8 GHz, 2,800,000 kHz) +
turbo frequency (11 cores)2,800 MHz (2.8 GHz, 2,800,000 kHz) +
turbo frequency (12 cores)2,800 MHz (2.8 GHz, 2,800,000 kHz) +
turbo frequency (13 cores)2,800 MHz (2.8 GHz, 2,800,000 kHz) +
turbo frequency (14 cores)2,800 MHz (2.8 GHz, 2,800,000 kHz) +
turbo frequency (15 cores)2,800 MHz (2.8 GHz, 2,800,000 kHz) +
turbo frequency (16 cores)2,800 MHz (2.8 GHz, 2,800,000 kHz) +
turbo frequency (17 cores)2,800 MHz +
turbo frequency (18 cores)2,800 MHz +
turbo frequency (1 core)3,600 MHz (3.6 GHz, 3,600,000 kHz) +
turbo frequency (2 cores)3,600 MHz (3.6 GHz, 3,600,000 kHz) +
turbo frequency (3 cores)3,400 MHz (3.4 GHz, 3,400,000 kHz) +
turbo frequency (4 cores)3,300 MHz (3.3 GHz, 3,300,000 kHz) +
turbo frequency (5 cores)3,200 MHz (3.2 GHz, 3,200,000 kHz) +
turbo frequency (6 cores)3,100 MHz (3.1 GHz, 3,100,000 kHz) +
turbo frequency (7 cores)3,000 MHz (3 GHz, 3,000,000 kHz) +
turbo frequency (8 cores)2,900 MHz (2.9 GHz, 2,900,000 kHz) +
turbo frequency (9 cores)2,800 MHz (2.8 GHz, 2,800,000 kHz) +
word size64 bit (8 octets, 16 nibbles) +