From WikiChip
Information for "intel/microarchitectures/rocket lake"

Basic information

Display titleRocket Lake - Microarchitectures - Intel
Default sort keyRocket Lake, Intel
Page length (in bytes)5,382
Page ID34783
Page content languageEnglish (en)
Page content modelwikitext
Indexing by robotsAllowed
Number of redirects to this page1
Counted as a content pageYes
Number of subpages of this page0 (0 redirects; 0 non-redirects)

Page protection

EditAllow all users (infinite)
MoveAllow all users (infinite)

Edit history

Page creatorDavid (talk | contribs)
Date of page creation16:33, 4 June 2019
Latest editorOleg3280 (talk | contribs)
Date of latest edit11:55, 20 November 2021
Total number of edits26
Total number of distinct authors14
Recent number of edits (within past 90 days)2
Recent number of distinct authors1

Page properties

Hidden category (1)

This page is a member of 1 hidden category:

Transcluded templates (15)

Templates used on this page:

codenameRocket Lake +
core count4 +, 6 + and 8 +
designerIntel +
first launchedMarch 16, 2021 +
full page nameintel/microarchitectures/rocket lake +
instance ofmicroarchitecture +
instruction set architecturex86-64 +
manufacturerIntel +
microarchitecture typeCPU +
nameRocket Lake +
pipeline stages (max)19 +
pipeline stages (min)14 +
process14 nm (0.014 μm, 1.4e-5 mm) +