From WikiChip
Information for "intel/microarchitectures/kaby lake"

Basic information

Display titleintel/microarchitectures/kaby lake
Default sort keyintel/microarchitectures/kaby lake
Page length (in bytes)41,523
Page ID6821
Page content languageEnglish (en)
Page content modelwikitext
Indexing by robotsAllowed
Number of redirects to this page6
Number of subpages of this page0 (0 redirects; 0 non-redirects)

Page protection

EditAllow all users (infinite)
MoveAllow all users (infinite)

Edit history

Page creatorAt32Hz (talk | contribs)
Date of page creation00:09, 15 April 2016
Latest editorDavid (talk | contribs)
Date of latest edit23:05, 23 March 2020
Total number of edits282
Total number of distinct authors26
Recent number of edits (within past 90 days)0
Recent number of distinct authors0
codenameKaby Lake +
core count2 + and 4 +
designerIntel +
first launchedAugust 30, 2016 +
full page nameintel/microarchitectures/kaby lake +
instance ofmicroarchitecture +
instruction set architecturex86-64 +
manufacturerIntel +
microarchitecture typeCPU +
nameKaby Lake +
pipeline stages (max)19 +
pipeline stages (min)14 +
process14 nm (0.014 μm, 1.4e-5 mm) +