From WikiChip
Information for "intel/microarchitectures/coffee lake"

Basic information

Display titleCoffee Lake - Microarchitectures - Intel
Default sort keyCoffee Lake, Intel
Page length (in bytes)30,231
Page ID9887
Page content languageEnglish (en)
Page content modelwikitext
Indexing by robotsAllowed
Number of redirects to this page9
Counted as a content pageYes
Number of subpages of this page0 (0 redirects; 0 non-redirects)

Page protection

EditAllow all users (infinite)
MoveAllow all users (infinite)

Edit history

Page creatorDavid (talk | contribs)
Date of page creation12:09, 31 July 2016
Latest editor2001:16a2:f98e:4e00:443:a220:1a5d:256d (talk)
Date of latest edit13:48, 10 December 2023
Total number of edits218
Total number of distinct authors42
Recent number of edits (within past 90 days)0
Recent number of distinct authors0

Page properties

Hidden category (1)

This page is a member of 1 hidden category:

Transcluded templates (26)

Templates used on this page:

codenameCoffee Lake +
core count2 +, 4 +, 6 + and 8 +
designerIntel +
first launchedOctober 5, 2017 +
full page nameintel/microarchitectures/coffee lake +
instance ofmicroarchitecture +
instruction set architecturex86-64 +
manufacturerIntel +
microarchitecture typeCPU +
nameCoffee Lake +
pipeline stages (max)19 +
pipeline stages (min)14 +
process14 nm (0.014 μm, 1.4e-5 mm) +