From WikiChip
Information for "intel/microarchitectures/coffee lake"

Basic information

Display titleintel/microarchitectures/coffee lake
Default sort keyintel/microarchitectures/coffee lake
Page length (in bytes)30,239
Page ID9887
Page content languageEnglish (en)
Page content modelwikitext
Indexing by robotsAllowed
Number of redirects to this page9
Number of subpages of this page0 (0 redirects; 0 non-redirects)

Page protection

EditAllow all users (infinite)
MoveAllow all users (infinite)

Edit history

Page creatorDavid (talk | contribs)
Date of page creation12:09, 31 July 2016
Latest editorDavid (talk | contribs)
Date of latest edit23:05, 23 March 2020
Total number of edits208
Total number of distinct authors35
Recent number of edits (within past 90 days)4
Recent number of distinct authors3
codenameCoffee Lake +
core count2 +, 4 +, 6 + and 8 +
designerIntel +
first launchedOctober 5, 2017 +
full page nameintel/microarchitectures/coffee lake +
instance ofmicroarchitecture +
instruction set architecturex86-64 +
manufacturerIntel +
microarchitecture typeCPU +
nameCoffee Lake +
pipeline stages (max)19 +
pipeline stages (min)14 +
process14 nm (0.014 μm, 1.4e-5 mm) +