From WikiChip
View source for intel/microarchitectures/cascade lake
intel/microarchitectures/cascade lake

You do not have permission to edit this page, for the following reason:

Your username or IP address has been blocked.

The block was made by David. The reason given is amazon-based IPs.

  • Start of block: 12:22, 24 November 2018
  • Expiration of block: infinite
  • Intended blockee: 35.153.0.0/16

You can contact David or another administrator to discuss the block. You cannot use the "email this user" feature unless a valid email address is specified in your account preferences and you have not been blocked from using it. Your current IP address is 35.153.39.7, and the block ID is #1018. Please include all above details in any queries you make.


You can view and copy the source of this page.

Return to intel/microarchitectures/cascade lake.

codenameCascade Lake +
core count2 +, 4 +, 6 +, 8 +, 10 +, 12 +, 16 +, 18 +, 20 +, 22 +, 24 +, 26 +, 28 +, 32 +, 48 + and 56 +
designerIntel +
first launched2019 +
full page nameintel/microarchitectures/cascade lake +
instance ofmicroarchitecture +
instruction set architecturex86-64 +
manufacturerIntel +
microarchitecture typeCPU +
nameCascade Lake +
pipeline stages (max)19 +
pipeline stages (min)14 +
process14 nm (0.014 μm, 1.4e-5 mm) +