From WikiChip
Alder Lake - Microarchitectures - Intel
< intel‎ | microarchitectures
Revision as of 06:12, 10 April 2021 by (talk)

Edit Values
Alder Lake µarch
General Info
Arch TypeCPU
Process10 nm
Core Configs
"+8" can not be assigned to a declared number type with value 8.
"+8" can not be assigned to a declared number type with value 6.
"+0" can not be assigned to a declared number type with value 6.
Core NamesGolden Cove,

Alder Lake (ADL) is Intel's successor to Tiger Lake, a 10 nm microarchitecture for mainstream workstations, desktops, and mobile devices.

Symbol version future.svg Preliminary Data! Information presented in this article deal with future products, data, features, and specifications that have yet to be finalized, announced, or released. Information may be incomplete and can change by final release.

Process Technology

Intel is planning Alder Lake to be built on an improved 10 nm Superfin node, or 10 nm++. This will be the case for both the powerful Golden Cove cores, and Gracemont cores.


Alder Lake was leaked already in 2019. In 2020 Alder Lake was seen for the first time in benchmarks. In January 2021 Intel teased Alder Lake in their CES 2021 speech. In February 2021, Alder Lake-P was spotted in Geekbench.


Key changes from Tiger Lake

  • Core
    • Hybrid Golden Cove(big core) & Gracemont(small core) microarchitecture
    • At least 20% IPC improvements
    • 10 nm Enhanced SuperFin(ESF) node
  • Memory
    • Support for DDR5
    • Speeds of at least 4800MHz, up to 5600MHz
  • Improved power delivery system
codenameAlder Lake +
designerIntel +
first launched2021 +
full page nameintel/microarchitectures/alder lake +
instance ofmicroarchitecture +
instruction set architecturex86-64 +
manufacturerIntel +
microarchitecture typeCPU +
nameAlder Lake +
process10 nm (0.01 μm, 1.0e-5 mm) +