From WikiChip
Difference between revisions of "intel/cpuid"
< intel

(→‎CPUIDs)
Line 9: Line 9:
 
|-
 
|-
 
| colspan="7" style="text-align: center;" | <small>[[Big Cores]] (Client)</small>
 
| colspan="7" style="text-align: center;" | <small>[[Big Cores]] (Client)</small>
 +
|-
 +
| {{intel|Ice Lake (Client)|l=arch}}
 +
|-
 +
| {{intel|Whiskey Lake|l=arch}}
 
|-
 
|-
 
| {{intel|Cannon Lake|l=arch}} || {{intel|Cannon Lake U|U|l=core}} || 0 || 0x6 || 0x6 || 0x6 || [[Family 6 Model 102]]
 
| {{intel|Cannon Lake|l=arch}} || {{intel|Cannon Lake U|U|l=core}} || 0 || 0x6 || 0x6 || 0x6 || [[Family 6 Model 102]]
Line 39: Line 43:
 
|-
 
|-
 
| colspan="7" style="text-align: center;" | <small>[[Big Cores]] (Server)</small>
 
| colspan="7" style="text-align: center;" | <small>[[Big Cores]] (Server)</small>
 +
|-
 +
| {{intel|Granite Rapids|l=arch}}
 +
|-
 +
| {{intel|Sapphire Rapids|l=arch}}
 +
|-
 +
| {{intel|Ice Lake (Server)|l=arch}}
 +
|-
 +
| {{intel|Cascade Lake|l=arch}} || {{intel|Cascade Lake X|X|l=core}}, {{intel|Cascade Lake SP|SP|l=core}}
 
|-
 
|-
 
| {{intel|Skylake (Server)|l=arch}} || {{intel|Skylake X|X|l=core}}, {{intel|Skylake SP|SP|l=core}} || 0 || 0x6 || 0x5 || 0x5 || [[Family 6 Model 85]]
 
| {{intel|Skylake (Server)|l=arch}} || {{intel|Skylake X|X|l=core}}, {{intel|Skylake SP|SP|l=core}} || 0 || 0x6 || 0x5 || 0x5 || [[Family 6 Model 85]]

Revision as of 12:01, 17 March 2018

Below is a list of Intel's CPUID broken down by their respective core names and microarchitecture:

CPUIDs

Under construction icon-blue.svg This article is a work in progress!
Microarchitecture Core Extended Family Family Extended Model Model
Big Cores (Client)
Ice Lake (Client)
Whiskey Lake
Cannon Lake U 0 0x6 0x6 0x6 Family 6 Model 102
Coffee Lake S, H 0 0x6 0x9 0xE Family 6 Model 158
Kaby Lake DT, H, S, X 0 0x6 0x9 0xE Family 6 Model 158
Y, U 0 0x6 0x8 0xE Family 6 Model 142
Skylake (Client) DT, H, S 0 0x6 0x5 0xE Family 6 Model 94
Y, U 0 0x6 0x4 0xE Family 6 Model 78
Broadwell (Client) D 0 0x6 0x5 0x6 Family 6 Model 86
C 0 0x6 0x4 0x7 Family 6 Model 71
S 0 0x6 0x3 0xD Family 6 Model 61
Haswell (Client) GT3E 0 0x6 0x4 0x6 Family 6 Model 70
ULT 0 0x6 0x4 0x5 Family 6 Model 69
S 0 0x6 0x3 0xC Family 6 Model 60
Ivy Bridge (Client) M, H 0 0x6 0x3 0xA Family 6 Model 58
Sandy Bridge (Client) M, H 0 0x6 0x2 0xA Family 6 Model 42
Big Cores (Server)
Granite Rapids
Sapphire Rapids
Ice Lake (Server)
Cascade Lake X, SP
Skylake (Server) X, SP 0 0x6 0x5 0x5 Family 6 Model 85
Broadwell (Server) E 0 0x6 0x4 0xF Family 6 Model 79
Haswell (Server) E 0 0x6 0x3 0xF Family 6 Model 63
Ivy Bridge (Server) E 0 0x6 0x3 0xE Family 6 Model 62
Sandy Bridge (Server) E 0 0x6 0x2 0xD Family 6 Model 45
Little Cores
Goldmont Plus Gemini Lake 0 0x6 0x7 0xA Family 6 Model 122
Goldmont Denverton 0 0x6 0x5 0xF Family 6 Model 95
Apollo Lake 0 0x6 0x5 0xC Family 6 Model 92
Airmont Cherry Trail, Braswell 0 0x6 0x4 0xC Family 6 Model 76
Silvermont SoFIA 0 0x6 0x5 0xD Family 6 Model 93
Anniedle 0 0x6 0x5 0xA Family 6 Model 90
Avoton, Rangeley 0 0x6 0x4 0xD Family 6 Model 77
Tangier 0 0x6 0x4 0xA Family 6 Model 74
Bay Trail 0 0x6 0x3 0x7 Family 6 Model 55
Saltwell
Bonnell Silverthorne, Diamondville 0 0x6 0x1 0xC Family 6 Model 28
MIC Architecture
Knights Mill 0 0x6 0x8 0x5 Family 6 Model 133
Knights Landing 0 0x6 0x5 0x7 Family 6 Model 87
Retrieved from "https://en.wikichip.org/w/index.php?title=intel/cpuid&oldid=75278"