From WikiChip
Difference between revisions of "intel/cores/kaby lake x"
< intel

 
(9 intermediate revisions by 3 users not shown)
Line 1: Line 1:
 
{{intel title|Kaby Lake X|core}}
 
{{intel title|Kaby Lake X|core}}
 
{{core
 
{{core
−
| name             = Kaby Lake X
+
|name=Kaby Lake X
−
| image             = kaby lake x (front).png
+
|image=kaby lake x (front).png
−
| image size        = 250px
+
|image 2=kaby lake x (back).png
−
| image 2           = kaby lake x (back).png
+
|developer=Intel
−
| image 2 size      = 250px
+
|manufacturer=Intel
−
| developer         = Intel
+
|first announced=May 30, 2017
−
| manufacturer     = Intel
+
|first launched=June 26, 2017
−
| first announced   = May 30, 2017
+
|isa=x86-64
−
| first launched   = June 26, 2017
+
|isa family=x86
−
| isa               = x86-64
+
|microarch=Kaby Lake
−
| microarch         = Kaby Lake
+
|platform=Basin Falls
−
| word             = 64 bit
+
|word=64 bit
−
| proc             = 14 nm
+
|proc=14 nm
−
| tech             = CMOS
+
|tech=CMOS
−
| clock min         = ? MHz
+
|clock min=4,000 MHz
−
| clock max         = ? MHz
+
|clock max=4,300 MHz
−
| package           = FCLGA-2066
+
|package name 1=intel,fclga_2066
−
| socket            = Socket R4
+
|predecessor=Broadwell E
−
|package module 1={{packages/intel/lga-2066}}
+
|predecessor link=intel/cores/broadwell e
−
 
+
|contemporary=Skylake X
−
| succession        = Yes
+
|contemporary link=intel/cores/skylake x
−
| predecessor       = Broadwell E
+
|package=FCLGA-2066
−
| predecessor link   = intel/cores/broadwell e
+
|socket=Socket R4
−
| predecessor 2      = Skylake X
+
|succession=Yes
−
| predecessor 2 link = intel/cores/skylake x
 
−
| successor          = Cannonlake X
 
−
| successor link    = intel/cores/cannonlake x
 
 
}}
 
}}
 
'''Kaby Lake X''' ('''KBL-X''') is the name of the core for [[Intel]]'s high-end desktop (HEDT) microprocessor line based on the {{intel|Kaby Lake|l=arch}} microarchitecture serving as a successor to {{intel|Broadwell E|l=core}} and a contemporary to {{intel|Skylake X|l=core}}. Kaby Lake X processors are fabricated on Intel's enhanced [[14 nm lithography process|14nm+ process]] and feature considerably higher base clock when compared to the the mainstream desktop series of Kaby Lake models.
 
'''Kaby Lake X''' ('''KBL-X''') is the name of the core for [[Intel]]'s high-end desktop (HEDT) microprocessor line based on the {{intel|Kaby Lake|l=arch}} microarchitecture serving as a successor to {{intel|Broadwell E|l=core}} and a contemporary to {{intel|Skylake X|l=core}}. Kaby Lake X processors are fabricated on Intel's enhanced [[14 nm lithography process|14nm+ process]] and feature considerably higher base clock when compared to the the mainstream desktop series of Kaby Lake models.
Line 43: Line 40:
 
** Up to 64 GiB
 
** Up to 64 GiB
 
* Everything up to AVX2 (SMM, FPU, NX, MMX, SSE, SSE2, SSE3, SSSE3, SSE4.1, SSE4.2, AES, AVX, FMA3, AVX2)
 
* Everything up to AVX2 (SMM, FPU, NX, MMX, SSE, SSE2, SSE3, SSSE3, SSE4.1, SSE4.2, AES, AVX, FMA3, AVX2)
−
* Support {{intel|Turbo Boost|Turbo Boost 2.0}}, {{intel|Turbo Max|Turbo Max 3.0}}, {{intel|VT-x}}, {{intel|VT-d}}, {{intel|SpeedStep}}, Software Guard ({{intel|SGX}}), and Memory Protection ({{intel|MPX}})
+
* Support {{intel|Turbo Boost|Turbo Boost 2.0}}, {{intel|VT-x}}, {{intel|VT-d}}, {{intel|SpeedStep}}, Software Guard ({{intel|SGX}}), and Memory Protection ({{intel|MPX}})
  
 
== Kaby Lake X Processors ==
 
== Kaby Lake X Processors ==
Line 51: Line 48:
 
           created and tagged accordingly.
 
           created and tagged accordingly.
  
−
           Missing a chip? please dump its name here: http://en.wikichip.org/wiki/WikiChip:wanted_chips
+
           Missing a chip? please dump its name here: https://en.wikichip.org/wiki/WikiChip:wanted_chips
 
-->
 
-->
 
{{comp table start}}
 
{{comp table start}}
−
<table class="comptable sortable tc15 tc16 tc17 tc18 tc19">
+
<table class="comptable sortable tc6 tc7">
−
<tr class="comptable-header"><th>&nbsp;</th><th colspan="12">List of Kaby Lake X Processors</th></tr>
+
{{comp table header|main|10:List of Kaby Lake X Processors}}
−
<tr class="comptable-header"><th>&nbsp;</th><th colspan="10">Main processor</th><!--<th colspan="4">Major Feature Diff</th>--></tr>
+
{{comp table header|cols|Family|Price|Launched|EOL|C|T|L3$|%TDP|Frequency|%Turbo}}
−
<tr class="comptable-header"><th class="unsortable">Model</th><th>Launched</th><th data-sort-type="currency">Price</th><th>Family</th><th data-sort-type="number">C</th><th data-sort-type="number">T</th><th data-sort-type="number">L3$</th><th data-sort-type="number">TDP</th><th data-sort-type="number">Freq</th><th data-sort-type="number">Turbo</th><th data-sort-type="number">Max Mem</th></tr>
 
 
{{#ask: [[Category:microprocessor models by intel]] [[instance of::microprocessor]] [[core name::Kaby Lake X]]
 
{{#ask: [[Category:microprocessor models by intel]] [[instance of::microprocessor]] [[core name::Kaby Lake X]]
 
  |?full page name
 
  |?full page name
 
  |?model number
 
  |?model number
 +
|?microprocessor family
 +
|?release price
 
  |?first launched
 
  |?first launched
−
  |?release price
+
  |?last order
−
|?microprocessor family
 
 
  |?core count
 
  |?core count
 
  |?thread count
 
  |?thread count
Line 70: Line 67:
 
  |?base frequency#GHz
 
  |?base frequency#GHz
 
  |?turbo frequency (1 core)#GHz
 
  |?turbo frequency (1 core)#GHz
−
|?max memory#GiB
 
 
  |format=template
 
  |format=template
 
  |template=proc table 3
 
  |template=proc table 3
Line 78: Line 74:
 
  |userparam=12
 
  |userparam=12
 
  |mainlabel=-
 
  |mainlabel=-
−
|limit=100
 
 
}}
 
}}
 
{{comp table count|ask=[[Category:microprocessor models by intel]] [[instance of::microprocessor]] [[core name::Kaby Lake X]]}}
 
{{comp table count|ask=[[Category:microprocessor models by intel]] [[instance of::microprocessor]] [[core name::Kaby Lake X]]}}

Latest revision as of 10:07, 24 October 2018

Edit Values
Kaby Lake X
kaby lake x (front).png
kaby lake x (back).png
General Info
DesignerIntel
ManufacturerIntel
IntroductionMay 30, 2017 (announced)
June 26, 2017 (launched)
Microarchitecture
ISAx86-64 (x86)
MicroarchitectureKaby Lake
PlatformBasin Falls
Word Size
8 octets
16 nibbles
64 bit
Process14 nm
0.014 μm
1.4e-5 mm
TechnologyCMOS
Clock4,000 MHz - 4,300 MHz
Packaging
PackageFCLGA-2066 (LGA)
Dimension52.5 mm × 45 mm
Pitch1.016 mm
Contacts2066
SocketSocket R4
Succession
Contemporary
Skylake X

Kaby Lake X (KBL-X) is the name of the core for Intel's high-end desktop (HEDT) microprocessor line based on the Kaby Lake microarchitecture serving as a successor to Broadwell E and a contemporary to Skylake X. Kaby Lake X processors are fabricated on Intel's enhanced 14nm+ process and feature considerably higher base clock when compared to the the mainstream desktop series of Kaby Lake models.

Overview[edit]

Kaby Lake X based processors are a 2-chip solution - the microprocessor and the chipset. Kaby Lake X are Socket R4 and use the Lewisburg chipset (HUB).


Common Features[edit]

All Kaby Lake X processors have the following:

  • TDP: 112 W
  • Dual-channel Memory
    • Up to DDR4-2666
    • Up to 64 GiB
  • Everything up to AVX2 (SMM, FPU, NX, MMX, SSE, SSE2, SSE3, SSSE3, SSE4.1, SSE4.2, AES, AVX, FMA3, AVX2)
  • Support Turbo Boost 2.0, VT-x, VT-d, SpeedStep, Software Guard (SGX), and Memory Protection (MPX)

Kaby Lake X Processors[edit]

 List of Kaby Lake X Processors
ModelFamilyPriceLaunchedEOLCTL3$TDPFrequencyTurbo
i5-7640XCore i5$ 242.00
€ 217.80
£ 196.02
¥ 25,005.86
26 June 201730 November 2018446 MiB
6,144 KiB
6,291,456 B
0.00586 GiB
112 W
112,000 mW
0.15 hp
0.112 kW
4 GHz
4,000 MHz
4,000,000 kHz
4.2 GHz
4,200 MHz
4,200,000 kHz
i7-7740XCore i7$ 339.00
€ 305.10
£ 274.59
¥ 35,028.87
26 June 201730 November 2018488 MiB
8,192 KiB
8,388,608 B
0.00781 GiB
112 W
112,000 mW
0.15 hp
0.112 kW
4.3 GHz
4,300 MHz
4,300,000 kHz
4.5 GHz
4,500 MHz
4,500,000 kHz
Count: 2

See also[edit]

arrow up 1.svgPower/Performance

Retrieved from "https://en.wikichip.org/w/index.php?title=intel/cores/kaby_lake_x&oldid=83644"
Facts about "Kaby Lake X - Cores - Intel"
RDF feed
designerIntel +
first announcedMay 30, 2017 +
first launchedJune 26, 2017 +
instance ofcore +
isax86-64 +
isa familyx86 +
main imageFile:kaby lake x (front).png + and File:kaby lake x (back).png +
manufacturerIntel +
microarchitectureKaby Lake +
nameKaby Lake X +
packageFCLGA-2066 +
platformBasin Falls +
process14 nm (0.014 μm, 1.4e-5 mm) +
socketSocket R4 +
technologyCMOS +
word size64 bit (8 octets, 16 nibbles) +