From WikiChip
Difference between revisions of "intel/cores/cascade lake x"
< intel

 
(2 intermediate revisions by the same user not shown)
Line 5: Line 5:
 
|developer=Intel
 
|developer=Intel
 
|manufacturer=Intel
 
|manufacturer=Intel
|first announced=Q4, 2018
+
|first announced=Q4, 2019
|first launched=Q4, 2018
+
|first launched=Q4, 2019
 
|isa=x86-64
 
|isa=x86-64
 
|isa family=x86
 
|isa family=x86

Latest revision as of 13:07, 6 April 2019

Edit Values
Cascade Lake X
General Info
DesignerIntel
ManufacturerIntel
IntroductionQ4, 2019 (announced)
Q4, 2019 (launched)
Microarchitecture
ISAx86-64 (x86)
MicroarchitectureCascade Lake
PlatformGlacier Falls
Word Size
8 octets
16 nibbles
64 bit
Process14 nm
0.014 μm
1.4e-5 mm
TechnologyCMOS
Packaging
PackageFCLGA-2066 (LGA)
Dimension52.5 mm × 45 mm
Pitch1.016 mm
Contacts2066
SocketSocket R4
Succession

Cascade Lake X is the processor core codename for Intel's high-end desktop (HEDT) microprocessor line based on the Cascade Lake microarchitecture serving as a successor to Skylake X.

Symbol version future.svg Preliminary Data! Information presented in this article deal with future products, data, features, and specifications that have yet to be finalized, announced, or released. Information may be incomplete and can change by final release.


Overview[edit]

New text document.svg This section is empty; you can help add the missing info by editing this page.

Common Features[edit]

New text document.svg This section is empty; you can help add the missing info by editing this page.

Cascade Lake X Processors[edit]

New text document.svg This section is empty; you can help add the missing info by editing this page.

See also[edit]

arrow up 1.svgPower/Performance

designerIntel +
first announcedApril 2019 +
first launchedApril 2019 +
instance ofcore +
isax86-64 +
isa familyx86 +
manufacturerIntel +
microarchitectureCascade Lake +
nameCascade Lake X +
packageFCLGA-2066 +
platformGlacier Falls +
process14 nm (0.014 μm, 1.4e-5 mm) +
socketSocket R4 +
technologyCMOS +
word size64 bit (8 octets, 16 nibbles) +