From WikiChip
Information for "intel/cores/amber lake y"
Basic information
Display title | Amber Lake Y - Cores - Intel |
Default sort key | Amber Lake Y, Intel |
Page length (in bytes) | 3,727 |
Page ID | 30252 |
Page content language | English (en) |
Page content model | wikitext |
Indexing by robots | Allowed |
Number of redirects to this page | 1 |
Counted as a content page | Yes |
Number of subpages of this page | 0 (0 redirects; 0 non-redirects) |
Page protection
Edit | Allow all users (infinite) |
Move | Allow all users (infinite) |
Edit history
Page creator | At32Hz (talk | contribs) |
Date of page creation | 00:17, 5 June 2018 |
Latest editor | QuietRub (talk | contribs) |
Date of latest edit | 09:43, 27 July 2020 |
Total number of edits | 18 |
Total number of distinct authors | 5 |
Recent number of edits (within past 90 days) | 0 |
Recent number of distinct authors | 0 |
Page properties
Transcluded templates (17) | Templates used on this page:
|
Facts about "Amber Lake Y - Cores - Intel"
back image | + |
designer | Intel + |
first announced | June 4, 2018 + |
first launched | August 28, 2018 + |
instance of | core + |
isa | x86-64 + |
isa family | x86 + |
main image | + |
manufacturer | Intel + |
microarchitecture | Amber Lake + |
name | Amber Lake Y + |
process | 14 nm (0.014 μm, 1.4e-5 mm) + |
technology | CMOS + |
word size | 64 bit (8 octets, 16 nibbles) + |