From WikiChip
Editing intel/celeron/807ue

Warning: You are not logged in. Your IP address will be publicly visible if you make any edits. If you log in or create an account, your edits will be attributed to your username, along with other benefits.

The edit can be undone. Please check the comparison below to verify that this is what you want to do, and then save the changes below to finish undoing the edit.

This page supports semantic in-text annotations (e.g. "[[Is specified as::World Heritage Site]]") to build structured and queryable content provided by Semantic MediaWiki. For a comprehensive description on how to use annotations or the #ask parser function, please have a look at the getting started, in-text annotation, or inline queries help pages.

Latest revision Your text
Line 1: Line 1:
 
{{intel title|Celeron 807UE}}
 
{{intel title|Celeron 807UE}}
−
{{chip
+
{{mpu
 
|name=Celeron 807UE
 
|name=Celeron 807UE
 
|no image=Yes
 
|no image=Yes
Line 9: Line 9:
 
|s-spec=SR0NB
 
|s-spec=SR0NB
 
|market=Embedded
 
|market=Embedded
−
|first announced=December, 2011
 
−
|first launched=July, 2012
 
 
|family=Celeron
 
|family=Celeron
 
|series=800
 
|series=800
Line 47: Line 45:
 
|package module 1={{packages/intel/fcbga-1023}}
 
|package module 1={{packages/intel/fcbga-1023}}
 
}}
 
}}
−
'''Celeron 807UE''' is a [[single-core]] budget mobile embedded [[x86]] microprocessor introduced by [[Intel]] in mid-[[2012]]. The Celeron 807UE, which is based on the {{intel|Sandy Bridge|l=arch}} microarchitecture and is manufactured on a [[32 nm process]], operates at 1 GHz with an ultra-low [[TDP]] of just 10 W. This chip incorporates Intel's {{intel|HD Graphics (Sandy Bridge)|HD Graphics}} [[integrated graphics]] operating at 350 MHz with a burst frequency of 800 MHz. This processor supports 4 GiB of single-channel DDR3-1333 ECC memory.
 
  
 
== Cache ==
 
== Cache ==
−
{{main|intel/microarchitectures/sandy_bridge#Memory_Hierarchy|l1=Sandy Bridge § Cache}}
 
−
{{cache size
 
−
|l1 cache=64 KiB
 
−
|l1i cache=32 KiB
 
−
|l1i break=1x32 KiB
 
−
|l1i desc=8-way set associative
 
−
|l1d cache=32 KiB
 
−
|l1d break=1x32 KiB
 
−
|l1d desc=8-way set associative
 
−
|l1d policy=write-back
 
−
|l2 cache=256 KiB
 
−
|l2 break=1x256 KiB
 
−
|l2 desc=8-way set associative
 
−
|l2 policy=write-back
 
−
|l3 cache=1.5 MiB
 
−
|l3 break=1x1.5 MiB
 
−
|l3 desc=12-way set associative
 
−
|l3 policy=write-back
 
−
}}
 
  
 
== Memory controller ==
 
== Memory controller ==
−
{{memory controller
 
−
|type=DDR3-1333
 
−
|type 2=DDR3-1066
 
−
|ecc=Yes
 
−
|max mem=4 GiB
 
−
|controllers=1
 
−
|channels=1
 
−
|max bandwidth=9.93 GiB/s
 
−
|bandwidth schan=9.93 GiB/s
 
−
}}
 
  
 
== Expansions ==
 
== Expansions ==
−
This processor has no PCIe lanes. As per datasheet:
 
−
 
−
The single core Celeron SKU Intel® Celeron® Processor 807UE does not support PCI Express in any configuration. All of the processor’s PCI Express lanes are disabled for both graphics and I/O.
 
  
 
== Graphics ==
 
== Graphics ==
−
{{integrated graphics
 
−
| gpu                = HD Graphics (Sandy Bridge)
 
−
| device id          = 0x0106
 
−
| designer            = Intel
 
−
| execution units    = 6
 
−
| max displays        = 2
 
−
| frequency          = 350 MHz
 
−
| max frequency      = 800 MHz
 
−
 
−
| output crt          = Yes
 
−
| output sdvo        = Yes
 
−
| output dsi          =
 
−
| output edp          = Yes
 
−
| output dp          = Yes
 
−
| output hdmi        = Yes
 
−
| output vga          =
 
−
| output dvi          =
 
−
 
−
| directx ver        = 10.1
 
−
| opengl ver        = 3.1
 
−
| opencl ver        =
 
−
| hdmi ver          = 1.4
 
−
| dp ver            = 1.1
 
−
| edp ver            = 1.1
 
−
 
−
| features            = Yes
 
−
| intel fdi            = Yes
 
−
}}
 
−
{{sandy bridge hardware accelerated video table|col=1}}
 
  
 
== Features ==
 
== Features ==
−
{{x86 features
+
{{x86 features}}
−
|real=Yes
 
−
|protected=Yes
 
−
|smm=Yes
 
−
|fpu=Yes
 
−
|x8616=Yes
 
−
|x8632=Yes
 
−
|x8664=Yes
 
−
|nx=Yes
 
−
|mmx=Yes
 
−
|emmx=Yes
 
−
|sse=Yes
 
−
|sse2=Yes
 
−
|sse3=Yes
 
−
|ssse3=Yes
 
−
|sse41=Yes
 
−
|sse42=Yes
 
−
|sse4a=No
 
−
|avx=No
 
−
|avx2=No
 
−
|avx512f=No
 
−
|avx512cd=No
 
−
|avx512er=No
 
−
|avx512pf=No
 
−
|avx512bw=No
 
−
|avx512dq=No
 
−
|avx512vl=No
 
−
|avx512ifma=No
 
−
|avx512vbmi=No
 
−
|avx5124fmaps=No
 
−
|avx5124vnniw=No
 
−
|avx512vpopcntdq=No
 
−
|abm=No
 
−
|tbm=No
 
−
|bmi1=No
 
−
|bmi2=No
 
−
|fma3=No
 
−
|fma4=No
 
−
|aes=No
 
−
|rdrand=No
 
−
|sha=No
 
−
|xop=No
 
−
|adx=No
 
−
|clmul=Yes
 
−
|f16c=No
 
−
|tbt1=No
 
−
|tbt2=No
 
−
|tbmt3=No
 
−
|bpt=No
 
−
|eist=Yes
 
−
|sst=No
 
−
|flex=Yes
 
−
|fastmem=Yes
 
−
|ivmd=No
 
−
|intelnodecontroller=No
 
−
|intelnode=No
 
−
|kpt=No
 
−
|ptt=No
 
−
|intelrunsure=No
 
−
|mbe=No
 
−
|isrt=No
 
−
|sba=No
 
−
|mwt=No
 
−
|sipp=No
 
−
|att=No
 
−
|ipt=No
 
−
|tsx=No
 
−
|txt=No
 
−
|ht=No
 
−
|vpro=No
 
−
|vtx=Yes
 
−
|vtd=No
 
−
|ept=No
 
−
|mpx=No
 
−
|sgx=No
 
−
|securekey=No
 
−
|osguard=No
 
−
|intqat=No
 
−
|3dnow=No
 
−
|e3dnow=No
 
−
|smartmp=No
 
−
|powernow=No
 
−
|amdvi=No
 
−
|amdv=No
 
−
|amdsme=No
 
−
|amdtsme=No
 
−
|amdsev=No
 
−
|rvi=No
 
−
|smt=No
 
−
|sensemi=No
 
−
|xfr=No
 
−
}}
 
−
 
 
−
== Documents ==
 
−
=== Datasheet ===
 
−
* [[:File:2nd-gen-core-family-mobile-vol-1-datasheet.pdf|Datasheet, Volume 1]]
 
−
* [[:File:2nd-gen-core-family-mobile-vol-2-datasheet.pdf|Datasheet, Volume 2]]
 
−
* [[:File:2nd-gen-core-mobile-ecc-datasheet-addendum.pdf|Datasheet Addendum for ECC models]]
 
−
=== Other ===
 
−
* [[:File:2nd-gen-core-mobile-thermal-guide.pdf|Thermal Design Guide for Embedded Applications]]
 
−
* [[:File:2nd-gen-core-family-mobile-specification-update.pdf|2nd Gen Core Mobile Specification Update]]
 

Please note that all contributions to WikiChip may be edited, altered, or removed by other contributors. If you do not want your writing to be edited mercilessly, then do not submit it here.
You are also promising us that you wrote this yourself, or copied it from a public domain or similar free resource (see WikiChip:Copyrights for details). Do not submit copyrighted work without permission!

Cancel | Editing help (opens in new window)

Templates used on this page:

Retrieved from "https://en.wikichip.org/wiki/intel/celeron/807ue"
Facts about "Celeron 807UE - Intel"
RDF feed
Has subobject
"Has subobject" is a predefined property representing a container construct and is provided by Semantic MediaWiki.
Celeron 807UE - Intel#package +
base frequency1,000 MHz (1 GHz, 1,000,000 kHz) +
bus links4 +
bus rate5,000 MT/s (5 GT/s, 5,000,000 kT/s) +
bus typeDMI 2.0 +
chipsetCougar Point +
clock multiplier10 +
core count1 +
core family6 +
core model42 +
core nameSandy Bridge M +
core steppingQ0 +
core voltage (max)1.52 V (15.2 dV, 152 cV, 1,520 mV) +
core voltage (min)0.3 V (3 dV, 30 cV, 300 mV) +
cpuid0x206A7 +
designerIntel +
device id0x0106 +
die area131 mm² (0.203 in², 1.31 cm², 131,000,000 µm²) +
familyCeleron +
first announcedDecember 2011 +
first launchedJuly 2012 +
full page nameintel/celeron/807ue +
has ecc memory supporttrue +
has featureIntel VT-x +, Flex Memory Access + and Enhanced SpeedStep Technology +
has intel enhanced speedstep technologytrue +
has intel flex memory access supporttrue +
has intel vt-x technologytrue +
has locked clock multipliertrue +
instance ofmicroprocessor +
integrated gpuHD Graphics (Sandy Bridge) +
integrated gpu base frequency350 MHz (0.35 GHz, 350,000 KHz) +
integrated gpu designerIntel +
integrated gpu execution units6 +
integrated gpu max frequency800 MHz (0.8 GHz, 800,000 KHz) +
isax86-64 +
isa familyx86 +
l1$ size64 KiB (65,536 B, 0.0625 MiB) +
l1d$ description8-way set associative +
l1d$ size32 KiB (32,768 B, 0.0313 MiB) +
l1i$ description8-way set associative +
l1i$ size32 KiB (32,768 B, 0.0313 MiB) +
l2$ description8-way set associative +
l2$ size0.25 MiB (256 KiB, 262,144 B, 2.441406e-4 GiB) +
l3$ description12-way set associative +
l3$ size1.5 MiB (1,536 KiB, 1,572,864 B, 0.00146 GiB) +
ldateJuly 2012 +
manufacturerIntel +
market segmentEmbedded +
max cpu count1 +
max junction temperature373.15 K (100 °C, 212 °F, 671.67 °R) +
max memory4,096 MiB (4,194,304 KiB, 4,294,967,296 B, 4 GiB, 0.00391 TiB) +
max memory bandwidth9.93 GiB/s (10,168.32 MiB/s, 10.662 GB/s, 10,662.256 MB/s, 0.0097 TiB/s, 0.0107 TB/s) +
max memory channels1 +
max storage temperature398.15 K (125 °C, 257 °F, 716.67 °R) +
microarchitectureSandy Bridge +
min junction temperature273.15 K (0 °C, 32 °F, 491.67 °R) +
min storage temperature248.15 K (-25 °C, -13 °F, 446.67 °R) +
model number807UE +
nameCeleron 807UE +
packageFCBGA-1023 +
part numberAV8062701188200 +
platformSandy Bridge M +
process32 nm (0.032 μm, 3.2e-5 mm) +
s-specSR0NB +
series800 +
smp max ways1 +
supported memory typeDDR3-1333 + and DDR3-1066 +
tdp10 W (10,000 mW, 0.0134 hp, 0.01 kW) +
technologyCMOS +
thread count1 +
transistor count504,000,000 +
word size64 bit (8 octets, 16 nibbles) +