Semiconductor & Computer Engineering
From WikiChip
Difference between revisions of "intel/atom/z550"
(Created page with "{{intel title|Atom Z550}} {{mpu | name = Atom Z550 | no image = | image = silverthorne.png | image size = | caption...") |
|||
| Line 68: | Line 68: | ||
| package module 1 = {{packages/intel/fcbga-441}} | | package module 1 = {{packages/intel/fcbga-441}} | ||
}} | }} | ||
| − | '''Z550''' is an ultra-low power {{arch|32}} [[x86]] microprocessor introduced by [[Intel]] in early 2009 specifically for Mobile Internet Devices (MID). The Z550, which is based on the {{intel|Bonnell|l=arch}} microarchitecture ({{intel|Silverthorne|l=core}} core), is manufactured on a [[45 nm process]]. This processor operates at 2 GHz with a TDP of just 2.4 and an average power of 220 mW. The MPU features a legacy 533 MT/s [[front-side bus]] capable of communicating with the {{intel|Poulsbo|l=chipset}} chipset in both low-power [[CMOS]] mode as well as normal [[GTL]] mode (which also works with other chipsets). | + | '''Z550''' is an ultra-low power {{arch|32}} [[x86]] microprocessor introduced by [[Intel]] in early 2009 specifically for Mobile Internet Devices (MID). The Z550, which is based on the {{intel|Bonnell|l=arch}} microarchitecture ({{intel|Silverthorne|l=core}} core), is manufactured on a [[45 nm process]]. This processor operates at 2 GHz with a TDP of just 2.4 W and an average power of 220 mW. The MPU features a legacy 533 MT/s [[front-side bus]] capable of communicating with the {{intel|Poulsbo|l=chipset}} chipset in both low-power [[CMOS]] mode as well as normal [[GTL]] mode (which also works with other chipsets). |
Revision as of 19:32, 1 April 2017
Template:mpu Z550 is an ultra-low power 32-bit x86 microprocessor introduced by Intel in early 2009 specifically for Mobile Internet Devices (MID). The Z550, which is based on the Bonnell microarchitecture (Silverthorne core), is manufactured on a 45 nm process. This processor operates at 2 GHz with a TDP of just 2.4 W and an average power of 220 mW. The MPU features a legacy 533 MT/s front-side bus capable of communicating with the Poulsbo chipset in both low-power CMOS mode as well as normal GTL mode (which also works with other chipsets).
