From WikiChip
Editing ibm/microarchitectures/z14

Warning: You are not logged in. Your IP address will be publicly visible if you make any edits. If you log in or create an account, your edits will be attributed to your username, along with other benefits.

The edit can be undone. Please check the comparison below to verify that this is what you want to do, and then save the changes below to finish undoing the edit.

This page supports semantic in-text annotations (e.g. "[[Is specified as::World Heritage Site]]") to build structured and queryable content provided by Semantic MediaWiki. For a comprehensive description on how to use annotations or the #ask parser function, please have a look at the getting started, in-text annotation, or inline queries help pages.

Latest revision Your text
Line 21: Line 21:
 
|predecessor=z13
 
|predecessor=z13
 
|predecessor link=ibm/microarchitectures/z13
 
|predecessor link=ibm/microarchitectures/z13
−
|successor=z15
 
−
|successor link=ibm/microarchitectures/z15
 
 
}}
 
}}
−
'''z14''' is the successor to {{\\|z13}}, a [[14 nm]] [[z/Architecture]] mainframe microarchitecture designed by [[IBM]] and introduced in 2017.
+
'''z14''' was a [[z/Architecture]]-based microarchitecture designed by [[IBM]] and introduced in 2017 for their {{ibm|z14}} processors and mainframes. The z14 microarchitecture replaced the {{\\|z13}}.
  
 
==Process Technology==
 
==Process Technology==
−
z14-based microprocessors are manufactured on [[GlobalFoundries]]'s [[14 nm process|14 nm]] (14HP) [[FinFET]] [[Silicon-On-Insulator]] (SOI) process featuring highly-dense [[deep trench structures]] used for high-density [[eDRAM]].
+
z14-based microprocessors are manufactured on [[GlobalFoundries]]'s [[14 nm process|14 nm]] (14HP) [[FinFET]] [[Silicon-On-Insulator]] (SOI) process. The process was designed by IBM at what used to be their East Fishkill, New York fab which has since been sold to GlobalFoundries.
  
 
== Release Dates ==
 
== Release Dates ==
Line 73: Line 71:
 
** New support for [[SHA-3]] standard
 
** New support for [[SHA-3]] standard
  
−
{{expand list}}
+
{{expand section}}
 
==== New instructions ====
 
==== New instructions ====
 
* New [[SIMD]] instructions for [[COBOL]] and analytics applications
 
* New [[SIMD]] instructions for [[COBOL]] and analytics applications
  
 
== Overview ==
 
== Overview ==
−
=== Mainframe ===
+
{{empty section}}
−
The IBM z14 [[mainframe]] comes in a number of slightly different flavors. In order to reach the highest clock speed of 5.2 GHz, the water cooled system is required, otherwise the air cooled is sufficient.
 
−
 
 
−
 
 
−
<div>
 
−
<div style="float: left;">'''Water Cooled'''<br>[[File:ibm z14 mainframe (water cooled).png|450px]]</div>
 
−
<div style="float: left; margin-left: 20px;">'''Air Cooled'''<br>[[File:ibm z14 mainframe (air cooled).png|450px]]</div>
 
−
</div>
 
−
{{clear}}
 
−
 
 
−
 
 
−
Each mainframe has two frames that are bolted together. Frames are built to Electronic Industries Alliance (EIA) standards and are 42U EIA frames. Viewed from the front, the right side is called '''Frame A''' while the left side is called '''Frame Z'''.
 
−
 
 
−
==== Z Frame ====
 
−
{| class="wikitable" style="max-width: 700px;"
 
−
|-
 
−
| &nbsp; || At the top of the frame is an optional overhead power cabling solution. There are top exit options for fiber optic cables and other ethernet solutions such as [[FICON]], [[OSA]], 12x [[InfiniBand]], 1x InfiniBand, ICA, zHyperLink Express, Coupling Express LR, and RoCE.
 
−
|-
 
−
| [[File:ibm z14 ibfs.png|250px]]
 
−
| There are two to four optional integrated battery features (IBFs) which serves as a local uninterrupted power source. Additionally, the IBFs provide additional power robustness functionalities such as increases power line disturbance immunity and noise reduction. The number of installed IBFs depends on the number of power regulators that are installed and is always installed in pairs.
 
−
|-
 
−
| [[File:ibm z14 power supplies.png|250px]]
 
−
| A configurable set of Bulk power regulators (BPRs).
 
−
|-
 
−
| [[File:ibm z14 io drawers.png|250px]]
 
−
| The entire bottom part of the rack consists of up to four PCIe I/O drawers, installed top-down.
 
−
|}
 
−
 
 
−
==== A Frame ====
 
−
{| class="wikitable" style="max-width: 700px;"
 
−
|-
 
−
| [[File:ibm z14 se.png|250px]]
 
−
| Two support elements (SE) 1U servers.
 
−
|-
 
−
| [[File:ibm z14 pcie 5.png|250px]]
 
−
| One optional PCIe I/O drawer.
 
−
|-
 
−
| [[File:ibm z14 ctrl hub.png|250px]]
 
−
| Two System Control Hubs (SCHs).
 
−
|-
 
−
| [[File:ibm z14 cpc drawers.png|250px]]
 
−
| Up to four CPC drawers with a minimum of at least one must be installed.
 
−
|-
 
−
| [[File:ibm z14 radiator.png|250px]]
 
−
| Two radiator pumps or two Water Conditioning Units (WCUs) in the case of water cooling.
 
−
|}
 
−
 
 
−
== System ==
 
−
[[File:z14 drawer.svg|right|400px]]
 
−
The IBM z14 mainframe is the successor to {{\\|z13}}, offering a large set of enhancements over the prior generation in all key areas such as scalability, security, and performance.
 
−
 
 
−
=== Drawer ===
 
−
The IBM z14 mainframe consists of a number of drawers. A drawer is simply a cluster of processors and chipsets. Each drawer consists of two clusters of three central processors (CPs) each and a single system controller (SC) chip. A full drawer can thus have a total of six processors and a single system controller. The X-bus interconnect links each CP chip to every other CP chip in the cluster and each CP chip to the SC chip.
 
−
[[File:z14 drawer topology.svg|left|225px]]
 
−
The SC chip can links one drawer to another for up to four drawers in the max z14 mainframe system. In a max configuration, the z14 can have a total of 24 processors. With up to 10 cores per processor, in theory, a maximum-configured system can have a total of 240 cores. Note that some chips are reserved for redundancy, so a max drawer has 41 active cores for a maximum of 164 cores with four drawers. Drawers are linked together by linking each SC to every other SC in the other drawers over the A-bus. This is done through SMP connectors and cables. All four drawers are then fully connected to all other drawers.
 
−
 
 
−
[[File:z14 mainframe drawer showing.jpg|700px|right]]
 
−
 
 
−
{{clear}}
 
−
 
 
−
=== Central Processor ===
 
−
Fabricated on a [[14 nm process]], the central processor is largely an evolutionary designed based on the previous {{\\|z13}} architecture featuring a very long [[out-of-order]] pipeline for high frequency design. Running at up to 5.2 GHz for a 0.192 ns cycle time, chips come with either 7, 8, 9, or 10 active cores enabled.
 
  
 
== Die ==
 
== Die ==
  
−
=== Central Processor (CP) Chip ===
+
=== Core ===
−
[[File:z14 next to dime.png|right|200px]]
 
−
* GlobalFoundries [[14 nm process|14HP Process]]
 
−
** CMOS FinFET SOI
 
−
** 17 Metal Layers
 
−
* [[deca-core]] (10 Processor Units (PUs))
 
−
* 5.2 GHz (192 ps cycle time)
 
−
* 6,100,000,000 transistors
 
−
* 14.4 miles of copper wire
 
−
* 26.5 x 27.8 mm <sup>†</sup> OR 25.3 mm x 27.5 mm<sup>‡</sup> die
 
−
** 736.7 mm²<sup>†</sup> OR 695.75 mm²<sup>‡</sup> die size
 
−
** 18,581 power pins
 
−
** 1,505 signal pins
 
−
 
 
−
(† - size provided by IBM in their presentations; ‡ - size provided by the IBM RedBook)
 
−
 
 
−
 
 
−
::'''Floor Plan:'''
 
−
:: [[File:z14 die floor plan.png|650px]]
 
−
 
 
−
::'''Die:'''
 
−
::[[File:ibm z14 die shot.png|class=wikichip_ogimage|600px]]
 
−
 
 
−
==== Core ====
 
 
Below is a layout of a single [[physical core]]:
 
Below is a layout of a single [[physical core]]:
  
Line 185: Line 99:
 
* '''IDU''' - Instruction decode unit
 
* '''IDU''' - Instruction decode unit
 
* '''IFB''' - Instruction fetch and branch prediction
 
* '''IFB''' - Instruction fetch and branch prediction
 +
 +
=== Single-chip module (SCM) ===
 +
IBM's z14 Single-Chip Module (SCM) consists of a multi-layer metal substrate module that includes either:
 +
 +
* 1x Processor Unit (PU)
 +
* 1x System Controller (SC)
 +
 +
=== Processor Unit (PU) Chip ===
 +
* [[IBM]]'s developed (now GlobalFoundries) [[14 nm process|14HP Process]]
 +
** CMOS FinFET SOI
 +
** 17 Metal Layers
 +
* [[deca-core]]
 +
* 5.2 GHz (192 ps cycle time)
 +
* 6,100,000,000 transistors
 +
* 14.4 miles of copper wire
 +
* 26.5 x 27.8 mm die
 +
** 736.7 mm² die size
 +
** 18,581 power pins
 +
** 1,505 signal pins
 +
 +
 +
:: [[File:z14 die floor plan.png|650px]]
  
 
=== System Controller (SC) Chip ===
 
=== System Controller (SC) Chip ===
−
[[File:z14sc next to a dime.png|right|200px]]
+
* [[IBM]]'s developed (now GlobalFoundries) [[14 nm process|14HP Process]]
−
* GlobalFoundries [[14 nm process|14HP Process]]
 
 
** CMOS FinFET SOI
 
** CMOS FinFET SOI
 
** 17 Metal Layers
 
** 17 Metal Layers
Line 198: Line 133:
  
  
−
::'''Floor Plan:'''
 
 
:: [[File:ibm z14 sc floor plan.png|650px]]
 
:: [[File:ibm z14 sc floor plan.png|650px]]
−
 
−
 
−
::'''Die:'''
 
−
:: [[File:ibm z14 system controller die shot.png|600px]]
 

Please note that all contributions to WikiChip may be edited, altered, or removed by other contributors. If you do not want your writing to be edited mercilessly, then do not submit it here.
You are also promising us that you wrote this yourself, or copied it from a public domain or similar free resource (see WikiChip:Copyrights for details). Do not submit copyrighted work without permission!

Cancel | Editing help (opens in new window)

Templates used on this page:

Retrieved from "https://en.wikichip.org/wiki/ibm/microarchitectures/z14"
Facts about "z14 - Microarchitectures - IBM"
RDF feed
codenamez14 +
core count7 +, 8 +, 9 + and 10 +
designerIBM +
first launchedJuly 17, 2017 +
full page nameibm/microarchitectures/z14 +
instance ofmicroarchitecture +
instruction set architecturez/Architecture +
manufacturerGlobalFoundries +
microarchitecture typeCPU +
namez14 +
process14 nm (0.014 μm, 1.4e-5 mm) +