From WikiChip
Editing hisilicon/kirin/970

Warning: You are not logged in. Your IP address will be publicly visible if you make any edits. If you log in or create an account, your edits will be attributed to your username, along with other benefits.

The edit can be undone. Please check the comparison below to verify that this is what you want to do, and then save the changes below to finish undoing the edit.

This page supports semantic in-text annotations (e.g. "[[Is specified as::World Heritage Site]]") to build structured and queryable content provided by Semantic MediaWiki. For a comprehensive description on how to use annotations or the #ask parser function, please have a look at the getting started, in-text annotation, or inline queries help pages.

Latest revision Your text
Line 31: Line 31:
 
|thread count=8
 
|thread count=8
 
|max cpus=1
 
|max cpus=1
−
|max memory=8 GiB
+
|max memory=6 GiB
 
}}
 
}}
−
'''Kirin 970''' is a {{arch|64}} [[octa-core]] high-performance mobile [[ARM]] [[LTE]] SoC introduced by [[HiSilicon]] in mid-2017 at the [[2017 IFA]]. This chip, which is fabricated on a [[10 nm process]], features four {{armh|Cortex-A73|l=arch}} [[big cores]] operating at up to 2.36 GHz along with four {{armh|Cortex-A53}} [[little cores]] operating at up to 1.8 GHz. The 970 incorporates [[ARM Holdings|ARM]]'s {{armh|Mali G72}} (12 core) IGP operating at 850 MHz and supports up to 8 GiB of quad-channel LPDDR4X-3732 memory.
+
'''Kirin 970''' is a {{arch|64}} [[octa-core]] high-performance mobile [[ARM]] [[LTE]] SoC introduced by [[HiSilicon]] in mid-2017 at the [[2017 IFA]]. This chip, which is fabricated on a [[10 nm process]], features four {{armh|Cortex-A73|l=arch}} [[big cores]] operating at up to 2.36 GHz along with four {{armh|Cortex-A53}} [[little cores]] operating at up to 1.8 GHz. The 970 incorporates [[ARM Holdings|ARM]]'s {{armh|Mali G72}} (12 core) IGP operating at 850 MHz and supports up to 6 GiB of dual-channel LPDDR4-1866 memory.
  
 
== Overview ==
 
== Overview ==
Line 43: Line 43:
 
For the {{armh|Cortex-A73|l=arch}}:
 
For the {{armh|Cortex-A73|l=arch}}:
  
−
{{cache size
+
{{cache size}}
−
|l1 cache=512 KiB
 
−
|l1i cache=256 KiB
 
−
|l1i break=4x64 KiB
 
−
|l1d cache=256 KiB
 
−
|l1d break=4x64 KiB
 
−
|l2 cache=2 MiB
 
−
|l2 break=1x2 MiB
 
−
}}
 
  
 
For the {{armh|Cortex-A53|l=arch}}:
 
For the {{armh|Cortex-A53|l=arch}}:
  
−
{{cache size
+
{{cache size}}
−
|l1 cache=256 KiB
 
−
|l1i cache=128 KiB
 
−
|l1i break=4x32 KiB
 
−
|l1d cache=128 KiB
 
−
|l1d break=4x32 KiB
 
−
|l2 cache=1 MiB
 
−
|l2 break=1x1 MiB
 
−
}}
 
  
 
== Memory controller ==
 
== Memory controller ==
−
The Kirin 970 supports 4-channel LPDDR4X up to 1866 MHz. Each channel supports at most two ranks.
 
−
 
 
{{memory controller
 
{{memory controller
−
|type=LPDDR4X-3732
+
|type=LPDDR4-1866
 
|ecc=No
 
|ecc=No
−
|max mem=8 GiB
+
|max mem=6 GiB
 
|controllers=1
 
|controllers=1
−
|channels=4
+
|channels=2
−
|width=16 bit
+
|width=64 bit
 
|max bandwidth=27.82 GiB/s
 
|max bandwidth=27.82 GiB/s
−
|bandwidth dchan=13.91 GiB/s
+
|bandwidth schan=13.91 GiB/s
−
|bandwidth qchan=27.82 GiB/s
+
|bandwidth dchan=27.82 GiB/s
 
}}
 
}}
  
Line 102: Line 84:
 
| opengl es ver      = 3.2
 
| opengl es ver      = 3.2
 
| openvg ver        = 1.1
 
| openvg ver        = 1.1
−
| opencl ver        = 1.2
+
| opencl ver        = 2.0
 
| vulkan ver        = 1.0
 
| vulkan ver        = 1.0
 
}}
 
}}
  
−
{| class="wikitable"
+
* Hardware Acceleration
−
|-
+
** Decode: 2160p @ 60fps
−
! colspan="8" | Hardware Accelerated Video Capabilities
+
** Encode: 2160p @ 30fps
−
|-
 
−
! rowspan="2" | Codec !! colspan="3" | Encode !! colspan="3" | Decode
 
−
|-
 
−
! Profiles !! Levels !! Max Resolution !! Profiles !! Levels !! Max Resolution
 
−
|-
 
−
| [[MPEG-2]] (H.262) || colspan="3" {{tchk|no}} || Main || High || 1080p (1920 x 1080)<br> 80 Mbit/s or 60 fps
 
−
|-
 
−
| [[MPEG-4 AVC]] (H.264) || Baseline, High || 5.1 || 3840×2160<br>720p@240 fps || High || 5.0 || 4K x 2K (3840 x 2160)<br>135 Mbit/s or 4K x 2K@30 fps
 
−
|-
 
−
| [[HEVC]] (H.265) || Main || Main || 3840×2160<br>720p@240 fps || Main || 5.1 || 4K x 2K (3840 x 2160)<br>160 Mbit/s or 4K x 2K@60 fps
 
−
|-
 
−
| [[VC-1]] || colspan="3" {{tchk|no}} || Simple, Main, Advanced || M, H, 3 || 1080p (1920 x 1080)<br>45 Mbit/s or 60 fps
 
−
|-
 
−
| [[VP6]] || colspan="3" {{tchk|no}} || || || 1080p (1920 x 1080)<br>50 Mbit/s or 60 fps
 
−
|-
 
−
| [[VP8]] || colspan="3" {{tchk|no}} || || || 1080p (1920 x 1080)<br>50 Mbit/s or 60 fps
 
−
|-
 
−
| [[VP9]] || colspan="3" {{tchk|no}} || 2 || || 4K x 2K (3840 x 2160)<br>100 Mbit/s or 4K x 2K@60 fps
 
−
|}
 
  
 
== Wireless ==
 
== Wireless ==
Line 145: Line 108:
 
== Neural Network Processing Unit (NPU) ==
 
== Neural Network Processing Unit (NPU) ==
 
[[File:kirin 970 npu.png|right|350px]]
 
[[File:kirin 970 npu.png|right|350px]]
−
The Kirin 970 incorporates a new [[neural processor|Neural Network Processing Unit]] (NPU) designed specifically to be used as an AI accelerator. According to CEO Richard Yu, who also introduced the processor at 2017 IFA, the NPU uses up the die area of roughly half of the CPU while consuming 50% less power and performing around 25 times faster than a traditional CPU for tasks such as photo recognition. The NPU is said to deliver 1.92 [[TFLOP]]s (HP 16-bit) through 256 MAC/cycleS. While the exact architectural details of the NPU have been withheld, the NPU appear to be a licensed IP design from [[Cambricon Technologies]].
+
The Kirin 970 incorporates a new [[neural processor|Neural Network Processing Unit]] (NPU) designed specifically to be used as an AI accelerator. According to CEO Richard Yu, who also introduced the processor at 2017 IFA, the NPU uses up the die area of roughly half of the CPU while consuming 50% less power and performing around 25 times faster than a traditional CPU for tasks such as photo recognition. The NPU is said to deliver 1.92 [[TFLOP]]s (HP 16-bit). While the exact architectural details of the NPU have been withheld, the NPU appear to be a licensed IP design from [[Cambricon Technologies]].
  
 
== Utilizing devices ==
 
== Utilizing devices ==
 +
 +
* [[used by::Huawei Honor V10 (Honor View 10)]]
 +
* [[used by::Huawei Honor 10]]
 
* [[used by::Huawei Mate 10]]
 
* [[used by::Huawei Mate 10]]
 
* [[used by::Huawei Mate 10 Pro]]
 
* [[used by::Huawei Mate 10 Pro]]
 
* [[used by::Huawei Mate 10 Porsche Design]]
 
* [[used by::Huawei Mate 10 Porsche Design]]
−
* [[used by::Huawei Mate RS Porsche Design]]
+
* [[used by::Hikey970]]
 +
* [[used by::Huawei Honor Play]]
 
* [[used by::Huawei P20]]
 
* [[used by::Huawei P20]]
 
* [[used by::Huawei P20 Pro]]
 
* [[used by::Huawei P20 Pro]]
 +
* [[used by::Huawei Mate RS Porsche Design]]
 +
* [[used by::Honor 10]]
 
* [[used by::Huawei Nova 3]]
 
* [[used by::Huawei Nova 3]]
−
* [[used by::Huawei Nova 4]]
+
 
−
* [[used by::Honor V10 (Honor View 10)]]
 
−
* [[used by::Honor 10]]
 
−
* [[used by::Honor Play 2]]
 
−
* [[used by::Honor Note 10]]
 
−
* [[used by::HiKey 970]]
 
−
* [[used by::Honor 8 Pro]]
 
−
* [[used by::Honor Play]]
 
 
{{expand list}}
 
{{expand list}}
−
 
−
== Documents ==
 
−
* [[:File:hi3670-v100-ds.pdf|Hi3670 Data Sheet]]
 
−
 
−
== Bibliography ==
 
−
* Huawei Kirin 970 Keynote, 2017 IFA
 

Please note that all contributions to WikiChip may be edited, altered, or removed by other contributors. If you do not want your writing to be edited mercilessly, then do not submit it here.
You are also promising us that you wrote this yourself, or copied it from a public domain or similar free resource (see WikiChip:Copyrights for details). Do not submit copyrighted work without permission!

Cancel | Editing help (opens in new window)

Templates used on this page:

Retrieved from "https://en.wikichip.org/wiki/hisilicon/kirin/970"
Facts about "Kirin 970 - HiSilicon"
RDF feed
base frequency1,800 MHz (1.8 GHz, 1,800,000 kHz) + and 2,360 MHz (2.36 GHz, 2,360,000 kHz) +
core count8 +
core nameCortex-A53 + and Cortex-A73 +
designerHiSilicon + and ARM Holdings +
die area96.72 mm² (0.15 in², 0.967 cm², 96,720,000 µm²) +
die length9.75 mm (0.975 cm, 0.384 in, 9,750 µm) +
die width9.92 mm (0.992 cm, 0.391 in, 9,920 µm) +
familyKirin +
first announcedSeptember 1, 2017 +
first launchedSeptember 1, 2017 +
full page namehisilicon/kirin/970 +
has ecc memory supportfalse +
instance ofmicroprocessor +
integrated gpuMali-G72 +
integrated gpu base frequency746 MHz (0.746 GHz, 746,000 KHz) +
integrated gpu designerARM Holdings +
integrated gpu execution units12 +
isaARMv8 +
isa familyARM +
l1$ size256 KiB (262,144 B, 0.25 MiB) + and 512 KiB (524,288 B, 0.5 MiB) +
l1d$ size128 KiB (131,072 B, 0.125 MiB) + and 256 KiB (262,144 B, 0.25 MiB) +
l1i$ size128 KiB (131,072 B, 0.125 MiB) + and 256 KiB (262,144 B, 0.25 MiB) +
l2$ size1 MiB (1,024 KiB, 1,048,576 B, 9.765625e-4 GiB) + and 2 MiB (2,048 KiB, 2,097,152 B, 0.00195 GiB) +
ldateSeptember 1, 2017 +
main imageFile:kirin 970.png +
manufacturerTSMC +
market segmentMobile +
max cpu count1 +
max memory8,192 MiB (8,388,608 KiB, 8,589,934,592 B, 8 GiB, 0.00781 TiB) +
max memory bandwidth27.82 GiB/s (28,487.68 MiB/s, 29.871 GB/s, 29,871.498 MB/s, 0.0272 TiB/s, 0.0299 TB/s) +
max memory channels4 +
microarchitectureCortex-A53 + and Cortex-A73 +
model number970 +
nameKirin 970 +
part numberHi3670 +
process10 nm (0.01 μm, 1.0e-5 mm) +
series900 +
smp max ways1 +
supported memory typeLPDDR4X-3732 +
technologyCMOS +
thread count8 +
transistor count5,500,000,000 +
used byHuawei Mate 10 +, Huawei Mate 10 Pro +, Huawei Mate 10 Porsche Design +, Huawei P20 +, Huawei Mate RS Porsche Design +, Honor 10 +, Huawei Nova 3 +, Honor V10 (Honor View 10) +, Honor Note 10 +, Huawei P20 Pro +, Huawei Nova 4 +, HiKey 970 +, Honor 8 Pro +, Honor Play 2 + and Honor Play +
word size64 bit (8 octets, 16 nibbles) +