From WikiChip
Difference between revisions of "chip multiprocessor"

(Multi-core chips)
Line 16: Line 16:
 
== Multi-core chips ==
 
== Multi-core chips ==
 
{{collist
 
{{collist
| count = 5
+
| count = 4
 
|
 
|
 
* {{\\|2|2 (dual-core)}}
 
* {{\\|2|2 (dual-core)}}
Line 52: Line 52:
 
* {{\\|48|48 (octatetraconta-core)}}
 
* {{\\|48|48 (octatetraconta-core)}}
 
* {{\\|64|64 (tetrahexaconta-core)}}
 
* {{\\|64|64 (tetrahexaconta-core)}}
 +
* {{\\|128|128 (octacosahecta-core)}}
 +
* {{\\|256|256 (hexapentacontadicta-core)}}
 +
* {{\\|512|512 (dodecapentacta-core)}}
 
* {{\\|1000|1000 (kilo-core)}}
 
* {{\\|1000|1000 (kilo-core)}}
* {{\\|128|128 (octacosahecta-core)}}
+
* {{\\|1024|1024 (tetracosakilia-core)}}
 
}}
 
}}
  

Revision as of 01:13, 21 February 2019

A chip multiprocessor (CMP) or multi-core architecture is a logic design architecture whereby multiple processing units (e.g., CPU cores) are integrated onto a single monolithic integrated circuit or onto multiple dies in a single package.

History

New text document.svg This section is empty; you can help add the missing info by editing this page.

Overview

New text document.svg This section is empty; you can help add the missing info by editing this page.

Heterogeneous multi-core architectures

New text document.svg This section is empty; you can help add the missing info by editing this page.

Single and Multi-ISA designs

New text document.svg This section is empty; you can help add the missing info by editing this page.

Multi-core chips

See also


Text document with shapes.svg This article is still a stub and needs your attention. You can help improve this article by editing this page and adding the missing information.