From WikiChip
Revision history of "cavium/thunderx2/cn9975"
View logs for this page

Diff selection: Mark the radio boxes of the revisions to compare and hit enter or the button at the bottom.
Legend: (cur) = difference with latest revision, (prev) = difference with preceding revision, m = minor edit.

Has subobject
"Has subobject" is a predefined property representing a container construct and is provided by Semantic MediaWiki.
ThunderX2 CN9975 - Cavium#pcie +
base frequency1,800 MHz (1.8 GHz, 1,800,000 kHz) +, 2,000 MHz (2 GHz, 2,000,000 kHz) +, 2,100 MHz (2.1 GHz, 2,100,000 kHz) +, 2,200 MHz (2.2 GHz, 2,200,000 kHz) +, 2,300 MHz (2.3 GHz, 2,300,000 kHz) + and 2,400 MHz (2.4 GHz, 2,400,000 kHz) +
core count28 +
designerCavium +
familyThunderX2 +
first announcedMay 7, 2018 +
first launchedMay 7, 2018 +
full page namecavium/thunderx2/cn9975 +
has ecc memory supporttrue +
instance ofmicroprocessor +
isaARMv8.1 +
isa familyARM +
l1$ size1.75 MiB (1,792 KiB, 1,835,008 B, 0.00171 GiB) +
l1d$ description8-way set associative +
l1d$ size0.875 MiB (896 KiB, 917,504 B, 8.544922e-4 GiB) +
l1i$ description8-way set associative +
l1i$ size0.875 MiB (896 KiB, 917,504 B, 8.544922e-4 GiB) +
l2$ description8-way set associative +
l2$ size7 MiB (7,168 KiB, 7,340,032 B, 0.00684 GiB) +
l3$ size28 MiB (28,672 KiB, 29,360,128 B, 0.0273 GiB) +
ldateMay 7, 2018 +
manufacturerTSMC +
market segmentServer +
max cpu count2 +
max memory2,097,152 MiB (2,147,483,648 KiB, 2,199,023,255,552 B, 2,048 GiB, 2 TiB) +
max memory channels8 +
max sata ports2 +
max usb ports2 +
microarchitectureVulcan +
model numberCN9975 +
nameThunderX2 CN9975 +
packageFCLGA-4077 +
part numberCN9975-2400LG4077-Y21-G +, CN9975-2300LG4077-Y21-G +, CN9975-2200LG4077-Y21-G +, CN9975-2100LG4077-Y21-G +, CN9975-2000LG4077-Y21-G + and CN9975-1800LG4077-Y21-G +
process16 nm (0.016 μm, 1.6e-5 mm) +
supported memory typeDDR4-2666 +
technologyCMOS +
thread count112 +
word size64 bit (8 octets, 16 nibbles) +