Semiconductor & Computer Engineering
From WikiChip
Difference between revisions of "arm holdings/microarchitectures/cortex-a53"
| Line 4: | Line 4: | ||
| designer = ARM Holdings | | designer = ARM Holdings | ||
| manufacturer = | | manufacturer = | ||
| − | | introduction = | + | | introduction = July 2014 |
| phase-out = | | phase-out = | ||
| − | | process = | + | | process = 28 nm |
| + | | process 2 = 20 nm | ||
| + | | process 3 = 16 nm | ||
| + | | process 4 = 14 nm | ||
| + | | process 5 = 10 nm | ||
| cores = 1 | | cores = 1 | ||
| cores 2 = 2 | | cores 2 = 2 | ||
Revision as of 19:37, 3 December 2016
| Edit Values | |
| Cortex-A53 µarch | |
| General Info |
Cortex-A53 (formerly Apollo) is a ultra-high efficiency microarchitecture designed by ARM Holdings as a successor to the Cortex-A9. The Cortex-A53, which implemented the ARMv8 ISA, is typically found in entry-level smartphone and other embedded devices. Often A53 cores are combined with higher performance processors (e.g. based on Cortex-A57) in big.LITTLE configuration to achieve better energy/performance.
Process Technology
 |
This section is empty; you can help add the missing info by editing this page. |
Architecture
| |
This section is empty; you can help add the missing info by editing this page. |
Die
| |
This section is empty; you can help add the missing info by editing this page. |
All Cortex-A53 Chips
| |
This section is empty; you can help add the missing info by editing this page. |
