Edit Values
Cortex-A510 µarch
General Info
Arch Type	CPU
Designer	ARM Holdings
Manufacturer	TSMC, Samsung, GlobalFoundries, SMIC
Introduction	May 25, 2021
Process	7 nm, 6 nm, 5 nm
Core Configs	1, 2
Pipeline
Type	In-order
OoOE	No
Speculative	Yes
Reg Renaming	No
Decode	3-way
Instructions
ISA	ARMv9.0
Extensions	FPU, NEON, SVE, SVE2, TrustZone
Cache
L1I Cache	32-64 KiB/core 4-way set associative
L1D Cache	32-64 KiB/core 4-way set associative
L2 Cache	0-512 KiB/cluster 4-way set associative
Succession
Cortex-A55

Cortex-A510 is an ultra-high efficiency microarchitecture designed by ARM Holdings as a successor to the Cortex-A55. The Cortex-A510, which implements the ARMv9.0 ISA, is typically found in smartphone and other embedded devices. Often A510 cores are combined with higher performance processors (e.g. based on Cortex-A710) in DynamIQ big.LITTLE configuration to achieve better energy/performance.

Note that this microarchitecture is designed as a synthesizable IP core and is sold to other semiconductor companies to be implemented in their own chips.

Process Technology

The Cortex-A510 was primarily designed to take advantage of TSMC's 7 nm, 6 nm, 5 nm as well as Samsung's 7 nm and 5 nm.

Architecture

The Cortex-A510 is a brand new ground-up CPU design. It borrows advanced processor components from Arm's high-performance cores - such as the branch prediction and prefetchers - to extract high performance from a traditional in-order core design. The Cortex-A512 is also designed to seamlessly integrate along with higher-performance cores through Arm's DynamIQ big.LITTLE technology.

Key changes from Cortex-A55

• Brand new ground-up design
  • Higher performance (Arm claims: +35% IPC (SPECint 2006) / +50% IPC (SPECfp 2006)
  • Lower power (Arm claims: -20% energy @ iso-performance / +10% performance @ iso-power)
  • Core Complex with a merged core architecture
    • Two independent cores
    • One shared vector unit
      • Configurable 64b or 128b pipe
  • Front-End
    • Wider fetch (128b/cycle, up from 64b)
    • Wider decoder (3-way, up from 2-way)
    • New branch predictors
    • New prefetchers
  • Memory Subsystem
    • Larger L1 (32-64 KiB)
    • Larger L2 (0-512 KiB, up from 0-256 KiB)
      • 2x bandwidth L2->L3
    • Wider loads (128b/cycle, up from 64b/cycle)
    • 2x loads (2 lds/cycle, up from 1/cycle)
  • New ISA Support
    • ARMv9.0 ISA
    • SVE, SVE2 support