From WikiChip
Editing amd/microarchitectures/zen 4
Warning: You are not logged in. Your IP address will be publicly visible if you make any edits. If you log in or create an account, your edits will be attributed to your username, along with other benefits.
The edit can be undone.
Please check the comparison below to verify that this is what you want to do, and then save the changes below to finish undoing the edit.
This page supports semantic in-text annotations (e.g. "[[Is specified as::World Heritage Site]]") to build structured and queryable content provided by Semantic MediaWiki. For a comprehensive description on how to use annotations or the #ask parser function, please have a look at the getting started, in-text annotation, or inline queries help pages.
Latest revision | Your text | ||
Line 79: | Line 79: | ||
* Capable of higher all-core clockspeeds (shown by AMD to reach 5GHz+ on all cores) | * Capable of higher all-core clockspeeds (shown by AMD to reach 5GHz+ on all cores) | ||
* Larger integer register file (from 192 to 224), floating-point register file (from 160 to 192) and reorder buffer (from 256 to 320 entries) | * Larger integer register file (from 192 to 224), floating-point register file (from 160 to 192) and reorder buffer (from 256 to 320 entries) | ||
− | * | + | * REP CMPSB (sometimes used to implement string comparison) is significantly sped up, processes more than 32 bytes/cycle when operating on L1 data. |
− | * | + | * Some ALU operations on vector registers increased latency by 1 cycle. |
− | |||
* Some ALU operations on vector registers increased throughput from 2 to 3 ops/cycle. | * Some ALU operations on vector registers increased throughput from 2 to 3 ops/cycle. | ||
− | * | + | * BMI1 instructions BLSI, BLSMSK, BLSR, TZCNT have smaller latency of 1 and x2 throughput (4 insn/cycle). |
Facts about "Zen 4 - Microarchitectures - AMD"
codename | Zen 4 + |
designer | AMD + |
full page name | amd/microarchitectures/zen 4 + |
instance of | microarchitecture + |
manufacturer | TSMC + |
microarchitecture type | CPU + |
name | Zen 4 + |
process | 5 nm (0.005 μm, 5.0e-6 mm) + and 6 nm (0.006 μm, 6.0e-6 mm) + |