From WikiChip
Information for "amd/epyc/9654p"

Basic information

Display titleEPYC 9654P - AMD
Default sort keyEPYC 9654P, AMD
Page length (in bytes)4,242
Page ID36960
Page content languageEnglish (en)
Page content modelwikitext
Indexing by robotsAllowed
Number of redirects to this page0
Counted as a content pageYes
Number of subpages of this page0 (0 redirects; 0 non-redirects)

Page protection

EditAllow all users (infinite)
MoveAllow all users (infinite)

Edit history

Page creatorQuietRub (talk | contribs)
Date of page creation13:03, 18 March 2023
Latest editorQuietRub (talk | contribs)
Date of latest edit00:48, 2 April 2023
Total number of edits2
Total number of distinct authors1
Recent number of edits (within past 90 days)0
Recent number of distinct authors0

Page properties

Transcluded templates (20)

Templates used on this page:

Facts about "EPYC 9654P - AMD"
Has subobject
"Has subobject" is a predefined property representing a container construct and is provided by Semantic MediaWiki.
EPYC 9654P - AMD#pcie +
base frequency2,400 MHz (2.4 GHz, 2,400,000 kHz) +
clock multiplier24 +
core count96 +
core family25 +
core model17 +
core nameGenoa +
core steppingB1 +
cpuid0x00A10F11 +
designerAMD +
die count13 +
familyEPYC +
first launchedNovember 10, 2022 +
full page nameamd/epyc/9654p +
has advanced vector extensionstrue +
has advanced vector extensions 2true +
has advanced vector extensions 512true +
has amd amd-v technologytrue +
has amd amd-vi technologytrue +
has amd secure encrypted virtualization technologytrue +
has amd secure memory encryption technologytrue +
has amd sensemi technologytrue +
has amd transparent secure memory encryption technologytrue +
has ecc memory supporttrue +
has featureAdvanced Vector Extensions +, Advanced Vector Extensions 2 +, Advanced Vector Extensions 512 +, Advanced Encryption Standard Instruction Set Extension + and SenseMI Technology +
has locked clock multipliertrue +
has simultaneous multithreadingtrue +
has x86 advanced encryption standard instruction set extensiontrue +
instance ofmicroprocessor +
is multi-chip packagetrue +
isax86-64 +
isa familyx86 +
l1$ size6,144 KiB (6,291,456 B, 6 MiB) +
l1d$ description8-way set associative +
l1d$ size3,072 KiB (3,145,728 B, 3 MiB) +
l1i$ description8-way set associative +
l1i$ size3,072 KiB (3,145,728 B, 3 MiB) +
l2$ description8-way set associative +
l2$ size96 MiB (98,304 KiB, 100,663,296 B, 0.0938 GiB) +
l3$ description16-way set associative +
l3$ size384 MiB (393,216 KiB, 402,653,184 B, 0.375 GiB) +
ldateNovember 10, 2022 +
manufacturerTSMC +
market segmentServer +
max cpu count1 +
max memory6,291,456 MiB (6,442,450,944 KiB, 6,597,069,766,656 B, 6,144 GiB, 6 TiB) +
max memory bandwidth429.153 GiB/s (439,453.125 MiB/s, 460.8 GB/s, 460,800 MB/s, 0.419 TiB/s, 0.461 TB/s) +
max memory channels12 +
max sata ports32 +
max usb ports4 +
microarchitectureZen 4 +
model number9654P +
nameEPYC 9654P +
packageSP5 +
part number100-100000803 + and 100-100000803WOF +
process5 nm (0.005 μm, 5.0e-6 mm) + and 6 nm (0.006 μm, 6.0e-6 mm) +
release price$ 10,625.00 (€ 9,562.50, £ 8,606.25, ¥ 1,097,881.25) +
release price (tray)$ 10,625.00 (€ 9,562.50, £ 8,606.25, ¥ 1,097,881.25) +
series9004 +
smp max ways1 +
socketSocket SP5 +
supported memory typeDDR5-4800 +
tdp360 W (360,000 mW, 0.483 hp, 0.36 kW) +
tdp down320 W (320,000 mW, 0.429 hp, 0.32 kW) +
tdp up400 W (400,000 mW, 0.536 hp, 0.4 kW) +
technologyCMOS +
thread count192 +
turbo frequency3,550 MHz (3.55 GHz, 3,550,000 kHz) +
turbo frequency (1 core)3,700 MHz (3.7 GHz, 3,700,000 kHz) +
word size64 bit (8 octets, 16 nibbles) +