From WikiChip
Editing amd/epyc/7h12
Warning: You are not logged in. Your IP address will be publicly visible if you make any edits. If you log in or create an account, your edits will be attributed to your username, along with other benefits.
The edit can be undone.
Please check the comparison below to verify that this is what you want to do, and then save the changes below to finish undoing the edit.
This page supports semantic in-text annotations (e.g. "[[Is specified as::World Heritage Site]]") to build structured and queryable content provided by Semantic MediaWiki. For a comprehensive description on how to use annotations or the #ask parser function, please have a look at the getting started, in-text annotation, or inline queries help pages.
Latest revision | Your text | ||
Line 7: | Line 7: | ||
|manufacturer 2=GlobalFoundries | |manufacturer 2=GlobalFoundries | ||
|model number=7H12 | |model number=7H12 | ||
− | |||
− | |||
|market=Server | |market=Server | ||
|first announced=September 18, 2019 | |first announced=September 18, 2019 | ||
Line 23: | Line 21: | ||
|core name=Rome | |core name=Rome | ||
|core family=23 | |core family=23 | ||
− | |||
− | |||
|process=7 nm | |process=7 nm | ||
|process 2=14 nm | |process 2=14 nm | ||
Line 33: | Line 29: | ||
|core count=64 | |core count=64 | ||
|thread count=128 | |thread count=128 | ||
+ | |max cpus=2 | ||
|max memory=4 TiB | |max memory=4 TiB | ||
− | |||
|tdp=280 W | |tdp=280 W | ||
|package name 1=amd,socket_sp3 | |package name 1=amd,socket_sp3 | ||
}} | }} | ||
− | '''EPYC 7H12''' is a {{arch|64}} [[64-core]] [[x86]] server microprocessor designed and introduced by [[AMD]] in | + | '''EPYC 7H12''' is a {{arch|64}} [[64-core]] [[x86]] server microprocessor designed and introduced by [[AMD]] in mid-[[2019]]. This [[multi-chip package|multi-chip processor]], which is based on the {{amd|Zen 2|Zen 2 microarchitecture|l=arch}}, incorporates logic fabricated [[TSMC]] [[7 nm process]] and I/O fabricated on [[GlobalFoundries]] [[14 nm process]]. The 7H12 has a TDP of 280 W with a base frequency of 2.6 GHz and a {{amd|precision boost|boost}} frequency of up to 3.3 GHz. This processor supports up to two-way [[symmetric multiprocessing|SMP]] and up to 4 TiB of eight channels DDR4-3200 memory per socket. |
This is a specially-binned microprocessor intended for the HPC market. Due to the high TDP requirement, this SKU is intended to be liquid-cooled. | This is a specially-binned microprocessor intended for the HPC market. Due to the high TDP requirement, this SKU is intended to be liquid-cooled. | ||
− | |||
== Cache == | == Cache == | ||
Line 53: | Line 48: | ||
|l1d break=64x32 KiB | |l1d break=64x32 KiB | ||
|l1d desc=8-way set associative | |l1d desc=8-way set associative | ||
− | |||
|l2 cache=32 MiB | |l2 cache=32 MiB | ||
|l2 break=64x512 KiB | |l2 break=64x512 KiB | ||
Line 89: | Line 83: | ||
}} | }} | ||
− | == Features == | + | == Features == |
{{x86 features | {{x86 features | ||
|real=Yes | |real=Yes | ||
Line 198: | Line 192: | ||
|amdpbod=No | |amdpbod=No | ||
}} | }} | ||
− | |||
− | |||
− | |||
− |
Facts about "EPYC 7H12 - AMD"
Has subobject "Has subobject" is a predefined property representing a container construct and is provided by Semantic MediaWiki. | EPYC 7H12 - AMD#pcie + |
base frequency | 2,600 MHz (2.6 GHz, 2,600,000 kHz) + |
clock multiplier | 26 + |
core count | 64 + |
core family | 23 + |
core model | 49 + |
core name | Rome + |
core stepping | B0 + |
designer | AMD + |
die count | 9 + |
family | EPYC + |
first announced | September 18, 2019 + |
first launched | September 18, 2019 + |
full page name | amd/epyc/7h12 + |
has advanced vector extensions | true + |
has advanced vector extensions 2 | true + |
has amd amd-v technology | true + |
has amd amd-vi technology | true + |
has amd precision boost 2 | true + |
has amd secure encrypted virtualization technology | true + |
has amd secure memory encryption technology | true + |
has amd sensemi technology | true + |
has amd transparent secure memory encryption technology | true + |
has ecc memory support | true + |
has feature | Advanced Vector Extensions +, Advanced Vector Extensions 2 +, Advanced Encryption Standard Instruction Set Extension +, SenseMI Technology + and Precision Boost 2 + |
has locked clock multiplier | true + |
has simultaneous multithreading | true + |
has x86 advanced encryption standard instruction set extension | true + |
instance of | microprocessor + |
is multi-chip package | true + |
isa | x86-64 + |
isa family | x86 + |
l1$ size | 4,096 KiB (4,194,304 B, 4 MiB) + |
l1d$ description | 8-way set associative + |
l1d$ size | 2,048 KiB (2,097,152 B, 2 MiB) + |
l1i$ description | 8-way set associative + |
l1i$ size | 2,048 KiB (2,097,152 B, 2 MiB) + |
l2$ description | 8-way set associative + |
l2$ size | 32 MiB (32,768 KiB, 33,554,432 B, 0.0313 GiB) + |
l3$ size | 256 MiB (262,144 KiB, 268,435,456 B, 0.25 GiB) + |
ldate | September 18, 2019 + |
manufacturer | TSMC + and GlobalFoundries + |
market segment | Server + |
max cpu count | 2 + |
max memory | 4,194,304 MiB (4,294,967,296 KiB, 4,398,046,511,104 B, 4,096 GiB, 4 TiB) + |
max memory bandwidth | 190.7 GiB/s (195,276.8 MiB/s, 204.763 GB/s, 204,762.566 MB/s, 0.186 TiB/s, 0.205 TB/s) + |
max memory channels | 8 + |
microarchitecture | Zen 2 + |
model number | 7H12 + |
name | EPYC 7H12 + |
package | FCLGA-4094 + and SP3 + |
part number | 100-000000055 + and 100-100000055WOF + |
part of | HPC-optimized SKUs + |
process | 7 nm (0.007 μm, 7.0e-6 mm) + and 14 nm (0.014 μm, 1.4e-5 mm) + |
series | 7002 + |
smp max ways | 2 + |
socket | LGA-4094 + and SP3 + |
supported memory type | DDR4-3200 + |
tdp | 280 W (280,000 mW, 0.375 hp, 0.28 kW) + |
technology | CMOS + |
thread count | 128 + |
turbo frequency | 3,300 MHz (3.3 GHz, 3,300,000 kHz) + |
word size | 64 bit (8 octets, 16 nibbles) + |