From WikiChip
Editing amd/cores/rome
Warning: You are not logged in. Your IP address will be publicly visible if you make any edits. If you log in or create an account, your edits will be attributed to your username, along with other benefits.
The edit can be undone.
Please check the comparison below to verify that this is what you want to do, and then save the changes below to finish undoing the edit.
This page supports semantic in-text annotations (e.g. "[[Is specified as::World Heritage Site]]") to build structured and queryable content provided by Semantic MediaWiki. For a comprehensive description on how to use annotations or the #ask parser function, please have a look at the getting started, in-text annotation, or inline queries help pages.
Latest revision | Your text | ||
Line 39: | Line 39: | ||
* Octa-channel Memory | * Octa-channel Memory | ||
** Up to DDR4-3200 ECC | ** Up to DDR4-3200 ECC | ||
− | ** Up to 4 [[TiB]] | + | ** Up to 4 [[TiB]] (8 TiB in 2MP) |
*** Up to 16 x 256 GiB @ 1.2 V | *** Up to 16 x 256 GiB @ 1.2 V | ||
*** RDIMM/LRDIMM/3DS/NVDIMM | *** RDIMM/LRDIMM/3DS/NVDIMM |
Facts about "Rome - Cores - AMD"
back image | + |
designer | AMD + |
first announced | May 16, 2017 + |
first launched | August 7, 2019 + |
instance of | core + |
isa | x86-64 + |
isa family | x86 + |
main image | + |
main image caption | Package front + |
manufacturer | TSMC + and GlobalFoundries + |
microarchitecture | Zen 2 + |
name | Rome + |
package | FCLGA-4094 + and SP3 + |
process | 7 nm (0.007 μm, 7.0e-6 mm) + and 14 nm (0.014 μm, 1.4e-5 mm) + |
socket | LGA-4094 + and SP3 + |
technology | CMOS + |
word size | 64 bit (8 octets, 16 nibbles) + |