Semiconductor & Computer Engineering
From WikiChip
Editing amd/cores/picasso
Warning: You are not logged in. Your IP address will be publicly visible if you make any edits. If you log in or create an account, your edits will be attributed to your username, along with other benefits.
The edit can be undone.
Please check the comparison below to verify that this is what you want to do, and then save the changes below to finish undoing the edit.
This page supports semantic in-text annotations (e.g. "[[Is specified as::World Heritage Site]]") to build structured and queryable content provided by Semantic MediaWiki. For a comprehensive description on how to use annotations or the #ask parser function, please have a look at the getting started, in-text annotation, or inline queries help pages.
| Latest revision | Your text | ||
| Line 15: | Line 15: | ||
|clock min=2,100 MHz | |clock min=2,100 MHz | ||
|clock max=2,600 MHz | |clock max=2,600 MHz | ||
| − | |package name 1=amd, | + | |package name 1=amd,socket_fp5 |
|predecessor=Raven Ridge | |predecessor=Raven Ridge | ||
|predecessor link=amd/cores/raven ridge | |predecessor link=amd/cores/raven ridge | ||
| Line 25: | Line 25: | ||
== Overview == | == Overview == | ||
| − | Picasso is an SoC for the mobile segment | + | Picasso is an SoC for the mobile segment based on the {{amd|Zen+|l=arch}} microarchitecture incorporating a {{amd|Vega|l=arch}} GPU. |
=== Common Features === | === Common Features === | ||
| − | All | + | All Raven Ridge processors have the following: |
* Up to 32/64 [[GiB]] of dual-channel memory | * Up to 32/64 [[GiB]] of dual-channel memory | ||
** Up to DDR4 2400 MT/s | ** Up to DDR4 2400 MT/s | ||
| Line 38: | Line 38: | ||
* {{amd|Precision Boost 2}}, 2-way [[SMT]], {{amd|mXFR}} | * {{amd|Precision Boost 2}}, 2-way [[SMT]], {{amd|mXFR}} | ||
* Graphics | * Graphics | ||
| − | ** {{amd|Radeon Vega | + | ** {{amd|Radeon Vega 10}}/{{amd|Radeon Vega 8|8}}/{{amd|Radeon Vega 6|6}}/{{amd|Radeon Vega 3|3}} ({{amd|Vega|l=arch}}) |
** Up to 1.4 GHz | ** Up to 1.4 GHz | ||
| Line 63: | Line 63: | ||
|?thread count | |?thread count | ||
|?base frequency#GHz | |?base frequency#GHz | ||
| − | |?turbo frequency#GHz | + | |?turbo frequency (1 core)#GHz |
|?tdp | |?tdp | ||
|?integrated gpu | |?integrated gpu | ||
| Line 75: | Line 75: | ||
</table> | </table> | ||
{{comp table end}} | {{comp table end}} | ||
| − | |||
| − | |||
| − | |||
| − | |||
| − | |||
| − | |||
| − | |||
| − | |||
| − | |||
| − | |||
| − | |||
| − | |||
| − | |||
| − | |||
| − | |||
| − | |||
| − | |||
| − | |||
| − | |||
| − | |||
| − | |||
| − | |||
| − | |||
| − | |||
| − | |||
| − | |||
| − | |||
| − | |||
| − | |||
| − | |||
| − | |||
| − | |||
| − | |||
| − | |||
| − | |||
| − | |||
| − | |||
| − | |||
| − | |||
| − | |||
| − | |||
| − | |||
| − | |||
| − | |||
| − | |||
| − | |||
| − | |||
| − | |||
| − | |||
| − | |||
| − | |||
| − | |||
| − | |||
| − | |||
| − | |||
| − | |||
| − | |||
| − | |||
| − | |||
| − | |||
| − | |||
| − | |||
| − | |||
| − | |||
| − | |||
| − | |||
| − | |||
| − | |||
| − | |||
| − | |||
| − | |||
| − | |||
| − | |||
| − | |||
| − | |||
| − | |||
| − | |||
== See also == | == See also == | ||
{{amd zen+ core see also}} | {{amd zen+ core see also}} | ||
Facts about "Picasso - Cores - AMD"
| designer | AMD + |
| first announced | January 6, 2019 + |
| first launched | January 6, 2019 + |
| instance of | core + |
| isa | x86-64 + |
| isa family | x86 + |
| manufacturer | GlobalFoundries + |
| microarchitecture | Zen+ + |
| name | Picasso + |
| package | FP5 + |
| process | 12 nm (0.012 μm, 1.2e-5 mm) + |
| technology | CMOS + |
| word size | 64 bit (8 octets, 16 nibbles) + |
