From WikiChip
Difference between revisions of "amd/athlon mp/amp1600dms3c"
< amd‎ | athlon mp

(Created page with "{{amd title|Athlon MP 1600+}} {{mpu | name = AMD Athlon MP 1600+ | no image = yes | image = | image size = | caption...")
 
Line 72: Line 72:
 
| socket 0 type      = PGA-462
 
| socket 0 type      = PGA-462
 
}}
 
}}
 +
The '''Athlon MP 1600+''' (OPN ''AMP1600DMS3C'') based on the {{amd|Palomino|l=core}} core was a {{arch|32}} [[x86]] [[multiprocessor]] developed by [[AMD]] and introduced in late [[2001]] for the server and workstation market. This MPU operated at 1.4 GHz with a FSB transfer rate of 266 MT/s (x10.5 multiplier).

Revision as of 01:08, 17 November 2016

Template:mpu The Athlon MP 1600+ (OPN AMP1600DMS3C) based on the Palomino core was a 32-bit x86 multiprocessor developed by AMD and introduced in late 2001 for the server and workstation market. This MPU operated at 1.4 GHz with a FSB transfer rate of 266 MT/s (x10.5 multiplier).

Retrieved from "https://en.wikichip.org/w/index.php?title=amd/athlon_mp/amp1600dms3c&oldid=27673"