Semiconductor & Computer Engineering
From WikiChip
Difference between revisions of "amd/a6/a6-9220c"
| Line 1: | Line 1: | ||
| − | {{amd title|A6- | + | {{amd title|A6-9220C}} |
{{chip | {{chip | ||
|name=A6-9220C | |name=A6-9220C | ||
| Line 7: | Line 7: | ||
|model number=A6-9220C | |model number=A6-9220C | ||
}} | }} | ||
| − | '''A6- | + | '''A6-9220C''' is a {{arch|64}} [[dual-core]] ultra-low power [[x86]] mobile microprocessor introduced by [[AMD]] in early [[2019]]. This processor is based on AMD's {{amd|Excavator|Excavator microarchitecture|l=arch}} and is fabricated on a [[28 nm process]]. The A6-9220C operates at a base frequency of 1.8 GHz with a [[TDP]] of 6 W and a {{amd|Turbo Core|turbo}} frequency of 2.7 GHz. This APU supports single-channel DDR4-1866 memory and incorporates {{amd|Radeon R5 series}} graphics operating at up to 720 MHz. |
== Cache == | == Cache == | ||
Revision as of 19:08, 7 January 2019
| Edit Values | |
| A6-9220C | |
| General Info | |
| Designer | AMD |
| Manufacturer | GlobalFoundries |
| Model Number | A6-9220C |
| Shop | Amazon |
| Microarchitecture | |
A6-9220C is a 64-bit dual-core ultra-low power x86 mobile microprocessor introduced by AMD in early 2019. This processor is based on AMD's Excavator microarchitecture and is fabricated on a 28 nm process. The A6-9220C operates at a base frequency of 1.8 GHz with a TDP of 6 W and a turbo frequency of 2.7 GHz. This APU supports single-channel DDR4-1866 memory and incorporates Radeon R5 series graphics operating at up to 720 MHz.
Cache
- Main article: Excavator § Cache
 |
Cache Organization
Cache is a hardware component containing a relatively small and extremely fast memory designed to speed up the performance of a CPU by preparing ahead of time the data it needs to read from a relatively slower medium such as main memory. The organization and amount of cache can have a large impact on the performance, power consumption, die size, and consequently cost of the IC. Cache is specified by its size, number of sets, associativity, block size, sub-block size, and fetch and write-back policies. Note: All units are in kibibytes and mebibytes. |
||||||||||||||||||||||||
|
|||||||||||||||||||||||||
Memory controller
 |
Integrated Memory Controller
|
|||||||||||
|
||||||||||||
Expansions
 |
Expansion Options |
||||
|
|||||
Facts about "A6-9220C - AMD"
| Has subobject "Has subobject" is a predefined property representing a container construct and is provided by Semantic MediaWiki. | A6-9220C - AMD#pcie + |
| designer | AMD + |
| full page name | amd/a6/a6-9220c + |
| has ecc memory support | false + |
| instance of | microprocessor + |
| l1$ size | 160 KiB (163,840 B, 0.156 MiB) + |
| l1d$ size | 64 KiB (65,536 B, 0.0625 MiB) + |
| l1i$ size | 96 KiB (98,304 B, 0.0938 MiB) + |
| l2$ size | 1 MiB (1,024 KiB, 1,048,576 B, 9.765625e-4 GiB) + |
| ldate | 1900 + |
| manufacturer | GlobalFoundries + |
| max memory bandwidth | 13.91 GiB/s (14,243.84 MiB/s, 14.936 GB/s, 14,935.749 MB/s, 0.0136 TiB/s, 0.0149 TB/s) + |
| max memory channels | 1 + |
| model number | A6-9220C + |
| name | A6-9220C + |
| supported memory type | DDR4-1866 + |
